Plunify launches SaaS platform that integrates FPGA design tools
December 9, 2010
Harnhua Ng and Kirvy Teo started Plunify in 2008 to make PLDs easier to design and use. Plunify stands for "Programmable Logic Unify." They are on a mission to provide a simple, one-stop, integrated online platform. The two engineers bring both education and directly relevant work experience to offering an innovative SaaS platform for FPGA design.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- Is NASA's design opportunity for FPGAs in space vanishing in favor of privatized platforms?
- TSMC Open Innovation Platform Explained
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing