Finfet's Struggles Boost Simpler, Cheaper FD-SOI
April 30, 2014
FD-SOI, seeking to grow its ecosystem, will get a boost from the remarks of KLA Tencor CEO, Rick Wallace, about the struggles his customers are having with finfets.
“In logic and foundry, with the introduction of the new 3-D gate architectures, the yield issues our customers are grappling with today are proving to be the most challenging that the industry have ever faced, and even the smallest variation and process margin can cause significant yield losses for these devices,’ says Wallace.
FD-SOI uses few masks and has less processing steps than finfet.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- FinFET vs FDSOI - Which is the Right One for Your Design?
- FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
- Altera vs Xilinx FinFET Update
- TSMC vs Intel vs Samsung FinFETs
Latest Blogs
- How Cache Coherency Simplifies AI Software
- Multiple neuromorphic chips, one grid, no new middleware
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects