Do Chips Really Work The First Time?
There’s no longer survey data on respins, but there are certainly a lot of new problems to contend with—and some new ways of looking at those problems.
The industry used to have survey data that showed the number of respins required for a broad swath of designs and the principle causes of those respins. That was a good indicator of where tools or processes needed to be improved. At the time, the data showed that the primary cause of respins was functional errors, and since then EDA vendors have been beefing up tools in that area.
Most of the available data is now 10 years old and new data does not appear to be forthcoming. Perhaps the data is so valuable that it doesn’t get circulated, or perhaps nobody is willing to admit their chips are not perfect the first time around, even though surveys are anonymous.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- The 20-nm eyes have it right first time!
- Do You Really Know RapidIO?
- Do You Really Want Zero Test Costs?
- What NoCs with virtual channels really do for SoCs
Latest Blogs
- How Cache Coherency Simplifies AI Software
- Multiple neuromorphic chips, one grid, no new middleware
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects