Design impact of 450mm transition
There’s been lots of news lately on the industry transition to 450mm wafers. Recent headlines include coverage on the G450C’s 2015-16 target 10nm pilot line, TSMC’s $10B investment in 450nm, TSMC’s rollout delay from 2015 to 2018, and lithography being the big schedule bottleneck (yet again). The media have covered expectations of 400% higher starting wafer costs, a 20-50% increase in equipment costs, and fallout on the very health of the semiconductor equipment industry. There has also been some positive press too, including potential benefits at advanced nodes, such as 2.5x the number of die/wafer, and 20-25% less cost per die at 22nm and below.
To read the full article, click here
Related Semiconductor IP
- High-Throughput Multi-Channel DMA Controller
- Configurable Multi-Channel DMA Controller
- Fixed-Channel Multi-Channel DMA Controller
- Verification IP for MIPI SoundWire
- 100M/1G/ TSN Endpoint DO-254 IP Core
Related Blogs
- TSMC on 450mm transition: Lithography key!
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Latest Blogs
- Data Movement Enabling Physical AI
- How a Multi-Protocol PHY Simplifies Physical AI Connectivity
- Secure Boot on AMD Artix-7 FPGA: Getting started with KiviBoot-Tiny and MicroBlaze CPU
- From Perception to Driving Actions: Alpamayo on Chimera
- Protecting Edge AI with RISC-V CHERI: See how easily memory-safe security can be added to an AI application (part 1)