Design impact of 450mm transition
There’s been lots of news lately on the industry transition to 450mm wafers. Recent headlines include coverage on the G450C’s 2015-16 target 10nm pilot line, TSMC’s $10B investment in 450nm, TSMC’s rollout delay from 2015 to 2018, and lithography being the big schedule bottleneck (yet again). The media have covered expectations of 400% higher starting wafer costs, a 20-50% increase in equipment costs, and fallout on the very health of the semiconductor equipment industry. There has also been some positive press too, including potential benefits at advanced nodes, such as 2.5x the number of die/wafer, and 20-25% less cost per die at 22nm and below.
To read the full article, click here
Related Semiconductor IP
- I3C Full Controller / Target
- I3C HCI Host Controller
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
Related Blogs
- TSMC on 450mm transition: Lithography key!
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Latest Blogs
- TDISP and Confidential Computing: Extending the PCIe Chain of Trust
- AI-Generated UVM Testbenches from SoC Specifications
- Generating Chip Subsystems Automatically: A New Answer to Manage Chip Design Complexity
- Agentic AI Should Fit the Way You Engineer
- Listening at the Speed of Memory: Live Speech Recognition on Chimera