CEVA's Computer Vision Advances to the Next Generation
March 26, 2015
With the MM3101, launched at the January 2012 Consumer Electronics Show, silicon IP supplier CEVA for the first time provided a processor core with instructions and other features specifically tailored for computer vision algorithms. (The precursor MM2000 and MM3000 were focused predominantly on encoding and decoding images and video). Later, the company released a super-resolution algorithm for computational photography, along with a software framework that enables Android applications to efficiently tap the MM3101 to accelerate multimedia functions.
To read the full article, click here
Related Semiconductor IP
- HDR Image Signal Processor
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- High-performance 32-bit Superscalar Processor
- High-performance 32-bit multi-core processor with AI acceleration engine
- 64-bit CPU with RISC-V Vector Extension
Related Blogs
- Synopsys Fields Processor Core for Neural Network Computer Vision Applications
- CEVA Software Framework Brings Deep Learning to Embedded Vision Systems
- CES show report: Automobiles, computer vision, and imaging are big trends
- From ChatGPT to Computer Vision Processing: How Deep-Learning Transformers Are Shaping Our World
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust