High-performance 32-bit Superscalar Processor
C810 utilizes a 10-stage superscalar pipeline, with a standard memory management unit, and can run Linux and other operating syst…
Overview
C810 utilizes a 10-stage superscalar pipeline, with a standard memory management unit, and can run Linux and other operating systems. C810 utilizes a 2-issue and 5-execution out-of-order execution architecture with a single/double-precision floating point engine. It can be further equipped with other functions such as a high-performance vector calculation engine and secure execution technology. It is suitable for application fields requiring high processor performance such as secure monitoring and artificial intelligence.
Key features
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 10-stage;
- Microarchitecture: Dual-issue, out-of-order;
- General register: 32 32-bit GPRs; 16 128-bit VGPRs;
- Cache: 2-stage cache; I-cache: 16 KB/32 KB/64 KB (size options); D-cache: 16 KB/32 KB/64 KB (size options);
- Bus interface: Dual bus (system bus + peripheral bus);
- Memory protection: On-chip memory management unit supports hardware backfilling;
- Floating point engine: Supports single and double precision floating point operations;
- Vector calculation engine: 128-bit operation width, supporting 8-bit/16-bit/32-bit shaping and fixed-point parallel computing;
- -bit/32-bit shaping and fixed-point parallel computing
- Secure execution technology: Hardware assisted build of a secure execution environment;
- Performance monitoring: Supports a hardware performance monitoring unit;
- High-Performance memory access: Supports out-of-order memory access, data prefetch and write combining to further expand memory bandwidth;
- Hybrid branch processing: Hybrid branch processing technology including branch direction, branch target address and function return address prediction to improve fetching efficiency;
- Vector calculation engine: Improves computing parallelism, and speeds up typical scenarios such as DSP and multimedia;
- Secure execution technology: Resists any hardware and software attacks, and increases system security.
Block Diagram
Applications
- Speech Recognition;
- Intelligent Vision;
- Smart Home Appliances.
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Frequently asked questions about CPU IP cores
What is High-performance 32-bit Superscalar Processor?
High-performance 32-bit Superscalar Processor is a CPU IP core from T-Head listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.