Cadence at CES 2015: The IP Story
January 12, 2015
LAS VEGAS—The annual International Consumer Electronics Show (CES) here is not just about amazing new technologies, although that's what captures the public's attention. It's about the electronics design ecosystem that enables those products.
The Cadence meeting suite may traditionally be tucked away from the crowds near the back of South Hall 2, but it's no less a hive of activity involving members of the IP Group and partners and customers.
Martin Lund, senior vice president for Cadence's IP Group, took some time to talk during CES about what he saw on the show floor and in the bustling Cadence booth, where, he argued, some of the more amazing demos could be seen:
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Blogs
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Cadence at CES 2015: Experience Integrated Solutions for Mobile
- Show report: CES 2015
Latest Blogs
- AI in Design Verification: Where It Works and Where It Doesn’t
- PCIe 7.0 fundamentals: Baseline ordering rules
- Ensuring reliability in Advanced IC design
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions