Azure for Silicon Design with Cadence and TSMC
I used to live on the Cote d'Azur, which is what everyone else calls the French Riviera. The name comes from the blue color of the Mediterranean Sea, azur in French. In English, it is azure. But it is probably more well-known today as the name of Microsoft's Cloud business. Ironically, the dictionary definition of the color azure is "bright blue in color, like a cloudless sky."
At last week's TSMC OIP Ecosystem Forum, the invited keynote was by Kushagra Vaid of Microsoft titled Modernizing Silicon Development Using the Cloud. He also gave the invited keynote at CDNLive Silicon Valley in 2017. See my post Microsoft CDNLive Keynote: Cloudy with a Chance of Chips for what he said then. He is GM for Azure Infrastructure for Cloud+AI. Perhaps more importantly for this audience is that he spent a dozen years as a chip designer at Intel. As he said at the CDNLive keynote "I've used plenty of Cadence tools."
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Cycuity Partners with SiFive and BAE Systems to Strengthen Microelectronics Design Supply Chain Security
- Silicon Creations Presents Architectures and IP for SoC Clocking
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA