Arteris on a winning streak in 2014
When Arteris sold key network-on-chip intellectual property and most of its human assets to Qualcomm earlier this year, it was big news. We suggested the bigger news after a restaffing effort would be a next-generation NoC release, and a new round of design wins.
Some developments were already in the pipeline. One notable development was the release of details of the Altera implementation of NoCs for partitioning in the Arria 10 SoC. For those that think Xilinx is light years ahead with their UltraScale SoC architecture, I’d encourage you to search their documentation for the term “firewall.” Bottom line: Altera and Xilinx parts are good at different things, and lumping them into the same bucket because they are “FPGAs” does both a major disservice. Altera turned to Arteris and FlexNoC to help them differentiate.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NoC Verification IP
- FlexGen Smart Network-on-Chip (NoC) IP
- NoC System IP
Related Blogs
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- A Golden Source As The Single Source Of Truth In HSI
- Importance Of Hardware Security Verification In Pre-Silicon Design
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects