Arteris vs Sonics battle...Let's talk NoC architecture
November 4, 2011
The Network on Chip is a pretty recent concept. Let’s try to understand how it works. Anybody who has been involved in the Supercomputer design (like I was in the 80’s), knows that you need a “piece” between the multiple CPU and memory banks, at that time a “crossbar switch”. To make it outrageously simple, you want to interconnect the M blocks on the left side with the N blocks on the right side, to do so you create a switch made of MxN wires.
To read the full article, click here
Related Semiconductor IP
- 300µA Voltage Buffer - X-FAB XT018
- 6mA Voltage Buffer - X-FAB XT018
- 57 – 67 GHz 1:2 Balun
- Multi-format, multi-stream hardware Decoder for AV2
- 32 Gbps NRZ Micro-Ring Modulator Driver
Related Blogs
- Breaking Down the "Make vs. Buy" Barriers for IP
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- NoC 102: Using SonicsGN to Address Low Power Requirements From IoT to Servers