Arm CSS for Client: The Compute Platform for AI-powered Consumer Experiences
New Arm Compute Subsystems for Client deliver a step-change in performance, efficiency, and scalability, with production-ready physical implementations on the 3nm process.
AI is transforming consumer devices, and revolutionizing productivity, creativity and entertainment-based experiences. This is leading to greater automation, immersion and personalization that provide a wide range of opportunities for developers and end-users. AI continues to evolve and advance, with on-device generative AI driving the evolution of the mobile system-on-chip (SoC).
Building on the success of Arm’s Total Compute solutions, we are announcing brand-new compute subsystems for consumer devices, known as Arm Compute Subsystems (CSS) for Client. This is the compute foundation for AI-powered experiences, delivering a step-change in performance, efficiency and scalability across the broadest category of consumer devices.
CSS for Client includes the latest Armv9.2 Cortex CPU cluster and Arm Immortalis and Mali GPUs, CoreLink Interconnect system IP, and production-ready physical implementations for the CPUs and GPUs on the 3nm process on leading foundries. The platform provides the fastest path to production silicon for our partners. The physical implementations allow Arm’s partners to unlock all the benefits of the leading-edge 3nm process, while enabling highly flexible, customizable silicon designs.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Neoverse CSS V3: TCO-Optimized Confidential Compute for Cloud
- Neoverse CSS N3: Fastest Path to Market Leading Power Efficiency
- Arm Kleidi Arrives in Automotive Markets to Accelerate Performance for AI-based Applications
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP