Altera and Micron help propel HMC, but will 3D packaging limit interest?
Altera Corp and Micron Technology Inc demonstrated a big step forward for Hybrid Memory Cube, by showing a Stratix V interface to the promising 3D technology. How might packaging limit HMC's popularity compared to special-purpose nonvolatiles like ferroelectric or magnetoresistive RAM?
In early August, we talked about the growing importance of memory and system-bus interfaces on next-generation FPGAs. Altera and Micron, both members of the HMC Consortium, are hoping to accelerate the viability and hence the utility of hybrid cubes by making them a mainstream alternative to DRAM and SRAM. Altera not only showed a Stratix V prototype, but indicated it would work on HMC for its upcoming Gen 10 family of FPGAs.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- PLD Overview: Xilinx and Altera
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- Is Altera Looking At Programmable DSP?
- Semiconductor Design in 3D!
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing