Semiconductor Design in 3D!
My vote for most compelling technology at last week’s #47DAC is 3D technology. No, I don’t mean Hollywood-style 3D, I’m talking about vertical stacked-die system on chip design. This design approach basically means putting different parts of the system on different silicon substrates, so you can use the right technology for each part, and then stack them vertically.
3D technology promises to reduce cost and improve performance. By putting different parts of the system on a slice of silicon from an optimized process, you don’t have to do things like shoe-horn mixed signal parts into advanced process nodes, which is very expensive and doesn’t really work that well for mixed signal anyway. Because the interconnect between the silicon slices is very short (due to the stacking), wiring delays are minimized and performance should be very good.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related Blogs
- Paradigm Shift in Semiconductor Industry
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
- Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
- Reducing design cycle time for semiconductor startups: The path from MVP to commercial viability
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust