A SystemC-based UVM verification infrastructure
May 7, 2015
My company, TVS, recently completed a SystemC-based Universal Verification Methodology (UVM) project for Blu Wireless Technology, a UK-based company that develops silicon-proven mmWave wireless baseband IP for advanced WiGig applications.
Blu Wireless follows a SystemC-based design flow. Following an initial specification period, it was quickly agreed that the best approach would be to deploy a SystemC test bench that would be UVM-compliant with a TLM-2.0 interface. This blog outlines the infrastructure that was developed and the deployment of that infrastructure to enact the constraint-based random verification.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Revolutionize System Verification Flow with a Holistic Approach
- Building Verification Infrastructure for Complex PCIe Verification
- Accelerating RISC-V Processor Verification: A Co-Simulation Strategy
- A Comparison on Different AMBA 5 CHI Verification IPs
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era