A SystemC-based UVM verification infrastructure
May 7, 2015
My company, TVS, recently completed a SystemC-based Universal Verification Methodology (UVM) project for Blu Wireless Technology, a UK-based company that develops silicon-proven mmWave wireless baseband IP for advanced WiGig applications.
Blu Wireless follows a SystemC-based design flow. Following an initial specification period, it was quickly agreed that the best approach would be to deploy a SystemC test bench that would be UVM-compliant with a TLM-2.0 interface. This blog outlines the infrastructure that was developed and the deployment of that infrastructure to enact the constraint-based random verification.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- Formal verification best practices: investigating a deadlock
- Revolutionize System Verification Flow with a Holistic Approach
- Building Verification Infrastructure for Complex PCIe Verification
- Accelerating RISC-V Processor Verification: A Co-Simulation Strategy
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects