A New Generation of LPDDR
June 15, 2020
Ever-increasing expectations for mobile device performance have been driving the need for versatile mobile memory solutions. JEDEC has recently announced the publication of JESD209-5A which is equipped to match the latest bandwidth, power, performance, and reliability trends. The JESD209-5A standard offers several feature enhancements in addition to the existing LPDDR5 standard, including support for Partial Array Refresh Control (PARC), Refresh Management, Enhanced Write Clock (WCK) Always On Mode, Optimized Refresh, etc. This blog will briefly discuss the new features introduced in the updated LPDDR5 standard which has helped to significantly reduce power consumption and improved in data integrity.
To read the full article, click here
Related Semiconductor IP
- LPDDR5 Controller - Validates memory controllers for high-speed, power-efficient performance
- Simulation VIP for LPDDR5
- LPDDR5 IP solution
- LPDDR5 Synthesizable Transactor
- LPDDR5 DFI Synthesizable Transactor
Related Blogs
- SiFive; Empowering A New Era of Data Center Innovation
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring
- LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
- Arm GPUs built on new 5th Generation GPU architecture to redefine visual computing
Latest Blogs
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation
- Mitigating the Single-Source Trap