What's driving 3D IC design? Do 2D EDA tools need a total overhaul to support 3D design?
April 14, 2011
The Electronic Design Process Symposium (EDPS) held last week in Monterey devoted most of Friday to a discussion of 3D design. I’ll be devoting several EDA360 Insider blog entries to this important topic. Today’s entry summarizes the presentation by Rahul Deokar, a Product Marketing Director at Cadence. Among other things, Deokar is responsible for 3D IC design tools.
Here’s what Deokar discussed in his presentation:
Related Semiconductor IP
Related Blogs
- ICCAD Keynote: Design of Secure Systems - Where are the EDA Tools?
- Want a peek at a possible Qualcomm 3D IC roadmap?
- 10 ways to get your EDA tools to run faster, smoother, and longer
- Intel Calls for 3D IC
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU