Developing a customized RISC-V core for MEMS sensors
We recently described how Codasip Labs is working with the NimbleAI project to push the boundaries of neuromorphic vision. Let’s talk about another cool project. This project is focused on another sense, hearing. We will use our unique Codasip Studio design toolset to develop a customized RISC-V core for MEMS (micro-electro-mechanical system) sensors.
Again, technology is inspired by biology in this project which is partly funded by the European Union and involves 27 organizations from 7 countries in Europe. This three-year project is called “Acoustic sensor solutions integrated with digital technologies as key enablers for emerging applications fostering Society 5.0”. That is a mouthful (and not very hashtag-friendly). Luckily there is also the short-form project name, Listen2Future. This project is a great example of industry innovating for the benefit of society: reducing infant mortality rates; or improving hearing aid efficiency for the hard of hearing.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
- RISC-V to the Core: New Horizons
- How to Design a RISC-V Space Microprocessor
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP