3 Challenges Of Delivering Configurable Semiconductor IP
Commercially useful IP is orders of magnitude more difficult to create than fixed-configuration IP.
Over time, commercial IP products have morphed from single function blocks to 100% configurable IPs where no two instances are the same. In this article I point out the challenges of creating configurable IP, and the best-known practices to address them.
IP Configurability Spectrum
Throughout the history of chip design, there has been a spectrum of configurability that has been built into internally developed and commercial semiconductor design IP. In the early days of chip design, sections of chip designs (i.e. IP blocks) were mostly fixed-function and therefore were not configurable. We still see this today, with standards-based IP, where there is a very limited set of functionality that is configurable, or even no configurability at all.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- The Blind Spot of Semiconductor IP Sales
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- MIPI CSI3 Verification - Top 3 Challenges
- JEDEC UFS Verification - Top 3 Challenges
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing