New 16Gbps Multi-link, Multi-protocol SerDes PHY Enhances Datacenter Connectivity
January 19, 2016
PCIe Gen4 is bringing new possibilities to servers and virtualization. The interface increases the bandwidth and value of data transmission from server to server, switch to switch, and server to storage, enabling even larger dataset analysis and other complex cloud services.
High-speed SerDes technology is used to implement these high-speed connections, often at advanced nodes such as 14/16nm. To be sure, it's becoming increasingly difficult to create robust designs while meeting short project timescales.Why not partner with a leading IP provider instead of doing your own IP design?
To read the full article, click here
Related Semiconductor IP
- 12.5G Multiprotocol Serdes IP, Silicon Proven in UMC 28HPC
- 12.5G Multiprotocol Serdes IP, Silicon Proven in SMIC 12SF++
- 12G Multiprotocol Serdes IP, Silicon Proven in SMIC 14SF+
- 12.5G Multiprotocol Serdes IP, Silicon Proven in TSMC 28HPC+
- 12.5G Multiprotocol Serdes IP, Silicon Proven in SMIC 40LL
Related Blogs
- 16Gbps SerDes Multiprotocol Multilink PHY IP
- Rambus showcases 56G Multi-Protocol SerDes (MPS) PHY at the Samsung Foundry Forum
- 32G Multi-Protocol SerDes PHY Out the Gate
- 112G LR SerDes PHY Ready for Next-Gen Networking Gear
Latest Blogs
- Multiple neuromorphic chips, one grid, no new middleware
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures