Truechip Announces First Customer Shipment of USB 3.1 Verification IP Supporting Hardware Emulation Platforms
Package includes Verification IP for the host and device controllers compatible with hardware emulation platforms
SAN FRANCISCO, CALIF. –– June 01, 2014 –– Truechip solutions, the verification IP specialist, announced that it has released early adopter versions of its USB 3.1 Verification IP that supports hardware emulation platform. The device and host controllers are emulation ready.
The VIP also comes with assertions for formal verification as well as error injection tests to provide comprehensive verification coverage.
Nitin Kishore, CEO of Truechip, said in a statement, "We continue to be a customer driven engineering team. We have been working with our early adoption partners for USB 3.1 Verification IP for many months and this latest version has been enhanced to support hardware emulation as well. This ensures that we now have a complete, platform independent, USB 3.1 verification solution."
Truechip will demonstrate the USB VIP environment in the Constellations IP Community booth #2419 during the 51st Design Automation Conference (DAC). DAC will be held Monday, June 2, through Wednesday, June 4, from 9 a.m. until 6 p.m. at the Moscone Center in San Francisco.
The DAC website is found at: www.dac.com.
About Truechip Solutions
Truechip, the verification IP specialist, is a leading provider of design and verification solutions to accelerate hardware designs, lowering cost and the risk associated in the development of application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs) and SoCs. Truechip is a privately held company with a global footprint and experienced leadership team. Corporate headquarters is located in New York. Telephone: (917) 438-9198. Email: info@truechip.net. Website: www.truechip.net.
Related Semiconductor IP
- NO External-R ,frequency 30K~60K ,RC Oscillator . Power:2.0V~3.6V; UMC 55nm EFLASH process. _x005F_x000D_
- Internal-R, frequency 48MHz/8MHz. Input 1.08V-1.32V; UMC 55nm EFLASH process
- Self-contained ring oscillator, frequency 32KHz. VCC11A=1.08V~1.32V; UMC 55nm LP/RVT Low-K Logic process
- 55nm-SP, FPD-Link Receiver, 3.3V/1.0V, 4 data plus 1 clock channel, 16~85MHz, DLL type,
- 1.8v LVDS RX IO 800Mbps, UMC 40nm LP/RVT LowK Logic Process
Related News
- SmartDV Unveils SimXL Portfolio of Synthesizable Transactors for Hardware Emulation, FPGA Prototyping Platforms
- Silicon Line Announces the World's First 10 Gbps Transceiver for USB 3.0 and USB 3.1 Active Optical Cables
- Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
- GUC Demonstrates Industry's First TSMC 16nm Low Leakage USB 3.1 PHY IP
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor