Truechip Announces First Customer Shipment of USB 3.1 Verification IP Supporting Hardware Emulation Platforms
Package includes Verification IP for the host and device controllers compatible with hardware emulation platforms
SAN FRANCISCO, CALIF. –– June 01, 2014 –– Truechip solutions, the verification IP specialist, announced that it has released early adopter versions of its USB 3.1 Verification IP that supports hardware emulation platform. The device and host controllers are emulation ready.
The VIP also comes with assertions for formal verification as well as error injection tests to provide comprehensive verification coverage.
Nitin Kishore, CEO of Truechip, said in a statement, "We continue to be a customer driven engineering team. We have been working with our early adoption partners for USB 3.1 Verification IP for many months and this latest version has been enhanced to support hardware emulation as well. This ensures that we now have a complete, platform independent, USB 3.1 verification solution."
Truechip will demonstrate the USB VIP environment in the Constellations IP Community booth #2419 during the 51st Design Automation Conference (DAC). DAC will be held Monday, June 2, through Wednesday, June 4, from 9 a.m. until 6 p.m. at the Moscone Center in San Francisco.
The DAC website is found at: www.dac.com.
About Truechip Solutions
Truechip, the verification IP specialist, is a leading provider of design and verification solutions to accelerate hardware designs, lowering cost and the risk associated in the development of application specific integrated circuits (ASICs), field programmable gate arrays (FPGAs) and SoCs. Truechip is a privately held company with a global footprint and experienced leadership team. Corporate headquarters is located in New York. Telephone: (917) 438-9198. Email: info@truechip.net. Website: www.truechip.net.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
- GUC Demonstrates Industry's First TSMC 16nm Low Leakage USB 3.1 PHY IP
- Genesys Logic Announces Industry's First USB Type-C Integrated USB 3.1 Gen 1 Hub Controller - GL3523S
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost