GUC Demonstrates Industry's First TSMC 16nm Low Leakage USB 3.1 PHY IP
Hsinchu, Taiwan, April 7, 2015 - Global Unichip Corp. (GUC), the Flexible ASIC LeaderTM, today announced industry's first low leakage USB 3.1 PHY IP developed for TSMC's 16-nanometer FinFET+ process. The new IP will be available on June 15.
This 16nm USB3.1 PHY IP is silicon-proven. It supports USB2.0, 3.0 and 3.1 protocols and is ready for USB Type-C connector, targeting data transfer and appliance charging functions. Ultra low-power consumption makes it ideal for consumer applications including mobile, laptops and tablet.
GUC's USB 3.1 PHY is compliant with USB 3.1 Base Specification with data rates up to 10Gb/s. It supports PRBS Built-In Self-Test and various loopback modes. The reference clock frequency is selectable among 20/25/40/50/100MHz.
GUC will demonstrate USB3.1 PHY at the TSMC Technology Symposium being held in San Jose, California today. GUC-PHY will be further verified with Renesas’ USB3.1 host controller IP, which together will provide USB 3.1 PHY + controller total solution on 16FF+.
"The addition of the USB 3.1 PHY IP to our 16nm portfolio truly provides the ASIC and design communities with a very broad range of advance technology options to meet nearly every leading edge design coming through the value chain. The interoperability between the Renesas controller IP and GUC PHY definitely provides the most advanced USB3.1 total solution, " said Jim Lai, President of GUC.
GUC's in-house IP portfolio includes DDR, high-speed SerDes, data converter, hardened ARM core, and multimedia IP. GUC's IP eco-system provides the flexibility to work with IP from GUC, TSMC and other vendors, creating the widest range of design options.
About GUC
GLOBAL UNICHIP CORP. (GUC) is the Flexible ASIC LeaderTM who provides the semiconductor industry with leading IC implementation and SoC manufacturing services. Based in Hsin-chu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443. For more information, visit www.guc-asic.com.
Related Semiconductor IP
- USB 3.1 PHY (10G/5G) - TSMC N5 x1 OTG, North/South Poly Orientation
- USB 3.1 PHY (10G/5G) - TSMC N3P X1 OTG, North/South Poly Orientation
- USB 3.1 PHY (10G/5G) - TSMC N3A x1 OTG, North/South Poly Orientation for Automotive AEC-Q100 Grade 2
- USB 3.1 PHY (10G/5G) - TSMC 7FF x1 OTG, North/South Poly Orientation
- USB 3.1 PHY (10G/5G) - TSMC 6FF x1 OTG, North/South Poly Orientation
Related News
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP in 12nm, 16nm and 22nm process nodes with simple integration and flexible customization is ready for immediate licencing for your advanced SoC design
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- Advanced USB 3.0 IP in 22nm boasting a very low power ULP and ULL Technology Licensed to Over 10 Global Customers
- Silicon Line Announces the World's First 10 Gbps Transceiver for USB 3.0 and USB 3.1 Active Optical Cables
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology