GUC Demonstrates Industry's First TSMC 16nm Low Leakage USB 3.1 PHY IP
Hsinchu, Taiwan, April 7, 2015 - Global Unichip Corp. (GUC), the Flexible ASIC LeaderTM, today announced industry's first low leakage USB 3.1 PHY IP developed for TSMC's 16-nanometer FinFET+ process. The new IP will be available on June 15.
This 16nm USB3.1 PHY IP is silicon-proven. It supports USB2.0, 3.0 and 3.1 protocols and is ready for USB Type-C connector, targeting data transfer and appliance charging functions. Ultra low-power consumption makes it ideal for consumer applications including mobile, laptops and tablet.
GUC's USB 3.1 PHY is compliant with USB 3.1 Base Specification with data rates up to 10Gb/s. It supports PRBS Built-In Self-Test and various loopback modes. The reference clock frequency is selectable among 20/25/40/50/100MHz.
GUC will demonstrate USB3.1 PHY at the TSMC Technology Symposium being held in San Jose, California today. GUC-PHY will be further verified with Renesas’ USB3.1 host controller IP, which together will provide USB 3.1 PHY + controller total solution on 16FF+.
"The addition of the USB 3.1 PHY IP to our 16nm portfolio truly provides the ASIC and design communities with a very broad range of advance technology options to meet nearly every leading edge design coming through the value chain. The interoperability between the Renesas controller IP and GUC PHY definitely provides the most advanced USB3.1 total solution, " said Jim Lai, President of GUC.
GUC's in-house IP portfolio includes DDR, high-speed SerDes, data converter, hardened ARM core, and multimedia IP. GUC's IP eco-system provides the flexibility to work with IP from GUC, TSMC and other vendors, creating the widest range of design options.
About GUC
GLOBAL UNICHIP CORP. (GUC) is the Flexible ASIC LeaderTM who provides the semiconductor industry with leading IC implementation and SoC manufacturing services. Based in Hsin-chu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443. For more information, visit www.guc-asic.com.
Related Semiconductor IP
- USB 3.1 PHY
- USB 3.1 PHY
- USB 3.1 PHY (10G/5G) - TSMC N5 x1 OTG, North/South Poly Orientation
- USB 3.1 PHY (10G/5G) - TSMC N3P X1 OTG, North/South Poly Orientation
- USB 3.1 PHY (10G/5G) - TSMC N3A x1 OTG, North/South Poly Orientation for Automotive AEC-Q100 Grade 2
Related News
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
- Cadence USB 3.0 Host Solution on TSMC 16nm FinFET Plus Process Achieves Industry Certification
- Genesys Logic Announces Industry's First USB Type-C Integrated USB 3.1 Gen 1 Hub Controller - GL3523S
Latest News
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative
- AMD, Adeas, Nextera Video, and intoPIX Announce Cost-Optimized IPMX Solution for AV-over-IP at ISE 2026
- Access Advance Extends HEVC Advance Rate Increase Deadline
- Lightmatter and Cadence Collaborate to Accelerate Optical Interconnect for AI Infrastructure