Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
Santa Clara, CA -- March 3, 2015 -- Sibridge Technologies, a leading provider of Design and Verification IPs, with expertise in ASIC/SoC Design, Verification and Embedded solutions, today announced the adoption of its USB 3.1 Verification IP solution by a leading semiconductor company. Sibridge Technologies will be demonstrating the USB 3.1 Verification IP in the ongoing DVCON 2015 (Design Verification Conference) in San Jose at its booth number #304 from 2nd to 5th March
"We provide the most complete USB solutions that includes design and verification IPs for USB 2.0 host & device, USB 3.0 host & device and associated drivers. We are excited with the adoption of our USB 3.1 VIP by a leading semiconductor company." Said Rajesh Shah, CEO, Sibridge Technologies.
USB 3.1 VIP is developed in native SystemVerilog, the VIP provides 10Gbps of bi-directional bandwidth while maintaining backward compatibility with USB 3.0/USB 2.0. It maximize bandwidth utilization with Multiple Ins. Two traffic class with Type2 having higher priority helps Isochronous transaction meets bandwidth requirement. The VIP also supports link speed negotiation for 10gbps/5gbps.
About Sibridge Technologies
Sibridge Technologies provides innovative value-added IP-based solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of critical components in the development of SoCs and embedded products. The company has a large portfolio of design and verification IP portfolios; comprehensive chip design, integration, and verification expertise. The product design vertical offers embedded systems hardware & software design for streaming media, wireless, and networking and mobility applications. The company is based in Santa Clara, CA and has additional design centers in Ahmedabad and Bengaluru in India. For more information please contact marcom@sibridgetech.com or visit http://www.sibridgetech.com
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- GUC Demonstrates Industry's First TSMC 16nm Low Leakage USB 3.1 PHY IP
- Genesys Logic Announces Industry's First USB Type-C Integrated USB 3.1 Gen 1 Hub Controller - GL3523S
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
- Synopsys and ASMedia Announce Industry's First USB 3.1 Interoperability Demonstration
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications