Sital receives a formal patent approval for Tails-Code-Key
Kfar-Saba, Israel -- October 28, 2010 -- Sital Technology, the world leader in Mil-Std-1553 IP cores and products, received a formal approval from the United States Patent and Trademark Office (USPTO), for its unique "Tails-Code-Key" technology.
Tails-Code-Key is a method for detecting a fault in a bus network. Such busses, like Mil-Std-1553, CAN, FlexRay and others may suffer from undetected issues which effect bus reliability and efficiency.
Sital's Tails-Code-Key does not interfere with the activity on the bus, and therefore it can be used for detecting problems during normal operation.
“This is a major breakthrough in avionics, cars and other systems maintenance and reliability” said Ofer Hofman, founder of Sital. “Wiring issues affect systems more than people know. Cars manufacturers will be able to trust their wiring, knowing that any, even minor, problem is immediately detected before any damage is done” he added.
“Sital is very proud with this patented technology” said Nir Hamzani, Sital’s general manager. “We are already implementing this in several aircrafts, and working with a major cars manufacturer to implement the technology” he added.
Tails-Code-Key is already implemented in all of Sital’s 1553 IP core models and products.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Condor Introduces QVME-1553 A VME Solution for MIL-STD-1553 Applications
- Condor Engineering Introduces the World's First Multi-function RT Validated Intellectual Property Core for MIL-STD-1553 COTS Applications
- Condor Engineering Introduces LabVIEW Real-Time Support for Popular CompactPCI MIL-STD-1553 Interface
- Actel Expands MIL-STD-1553 Offering With New IP Core for Military, Space and Industrial Markets
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory