Condor Engineering Introduces the World's First Multi-function RT Validated Intellectual Property Core for MIL-STD-1553 COTS Applications
Santa Barbara, CA – September 30, 2003 - Condor Engineering, a leading provider of military and commercial avionics databus solutions, today announced that their multi-function MIL-STD-1553 intellectual property core, CORE-1553®, achieved full RT Validation when configured as a single-function RT. Providing a new level of functionality not previously available to 1553 system designers, it supports simultaneous Bus Controller, multiple (up to 31) Remote Terminals and Bus Monitor operational modes in a single PLD (Programmable Logic Device).
"The RT validation of CORE-1553 is a major milestone in that it brings a state-of-the-art, flight validated, MIL-STD-1553 intellectual property solution to developers for use in their embedded military communication designs," stated John Gerngross, president of Condor Engineering. "Although MIL-STD-1553 has been around for 30 years, validation testing is essential in assuring standards compliance. With validation testing, the proper performance of a 1553 interface is assured," added Gerngross.
Condor's single-function CORE-1553 product recently achieved full MIL-STD-1553 RT Validation at Test Systems Inc., an Air Force approved testing facility in Phoenix Arizona. "The RT validation test plan covered electrical tests, protocol tests and noise rejection tests essential for minimizing incompatibilities in system integration," stated Rich Wade, Condor Senior Field Application Engineer.
In addition to allowing developers to integrate user logic with MIL-STD-1553 in the same PLD, Condor's CORE solutions offer reduced chip count with increased MTBF (Mean Time Between Failures) and lower costs. Other important features of the CORE-1553 product are support for FPGA/PLD products from multiple manufacturers, a self-contained, customizable processor, 16 or 32 bit memory access and internal and external memory options. Condor also offers a core solution for the emerging Miniature Munitions Standard EBR-1553 databus which follows 1553 protocol and Manchester II encoding but applies the bus to a star topology, running at 10 MHz, using RS-485 transceivers.
About Condor Engineering
Condor Engineering is a leading supplier of avionics databus tools and solutions. The Condor product portfolio includes embedded, test, and simulation interfaces for Commercial (ARINC), and Military (MIL-STD-1553), avionics databuses. Condor is committed to total customer satisfaction, superior product quality and exceptional service as demonstrated by its ISO 9001:2000 registration. Founded in 1989, Condor Engineering is headquartered in Santa Barbara, CA, and is supported by a worldwide network of manufacturer's representatives and distributors. For more information please visit Condor Engineering's web site at www.condoreng.com.
CORE-1553® is a registered trademark of Condor Engineering.
For further CORE-1553 product information, visit our website at http://www.condoreng.com/products/protocols/milstd/core1553.shtml
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- AKA's MIL-STD 1553 RT core validated by leading independent test house
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- Altera's Stratix II FPGAs Provide Complete Design Security Solution for Protection of Intellectual Property
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack