Hifn Selects CoWare ESL 2.0 Solutions for Design and Performance Optimization of Next-Generation Applied Services Processors
SAN JOSE, Calif. -- January 05, 2009
-- CoWare®, Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announced today that Hifn, Inc., the catalyst behind storage and networking innovation, has selected CoWare ESL 2.0 solutions for system-on-chip (SoC) platform architecture design and performance optimization. CoWare Platform Architect and CoWare’s ESL design methodology will enable Hifn to speed the development and improve system performance of their next-generation Applied Services Processors by optimizing and validating system architecture prior to implementation.
“Exploring design alternatives and validating hardware and software architectures and interactions early on is a critical step in the design of our network and storage processor solutions,” said Ray Savarda, Director of System Architecture at Hifn. “Hifn has set the standard for providing market-leading solutions that offer a high degree of efficiency in both performance and power consumption. Hifn selected CoWare Platform Architect and CoWare’s standards-based ESL design methodology to allow hardware and software co-design much earlier in the development process, enabling us to deliver highly cost-efficient solutions with a quicker time-to-market.”
“CoWare’s ESL 2.0 solutions for platform architecture design provide architects and system designers with the multi-core simulation and dynamic performance analysis capabilities they need to quickly identify bottlenecks and optimize the system performance of multi-core SoC designs, without the risk of guesswork or the added cost of over design,” said Patrick Sheridan, Director of Marketing at CoWare. “We are pleased to support Hifn in their deployment of CoWare Platform Architect to realize their product development goals.”
About CoWare
CoWare is the leading global supplier of platform-driven electronic system-level (ESL) design software and services. IP, semiconductor, and electronics companies use CoWare ESL 2.0 solutions to design better processor- and software-intensive products faster. CoWare solutions solve the new design challenges associated with platform architecture design, platform verification, application sub-system design, processor design, DSP algorithm design, and software development, and are based on open industry standards including SystemC. These solutions also enable IP and semiconductor companies to implement more effective go-to-market strategies. CoWare’s corporate investors include ARM [(LSE: ARM); (NASDAQ: ARMHY)], Cadence Design Systems (NASDAQ: CDNS), STMicroelectronics (NYSE: STM), and Sony Corporation (NYSE: SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- CoWare Platform-driven ESL Design Methodology Reduces Design Cycles for IBM PowerPC 440 and IBM CoreConnect(TM)-based Applications
- The European Space Agency and Prosilog collaborate to implement a new system level design methodology
- UMC Introduces Breakthrough RFCMOS Design Methodology
- ARM And Synopsys to Deliver Industry’s First Reference Verification Methodology Based on SystemVerilog
Latest News
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications