Pixelworks Standardizes on Denali’s High-Performance DDR SDRAM Technologies
Databahn Configurable DDR2/3 Controller Delivers Best Solution for High-End Video Applications
SUNNYVALE, Calif., April 27, 2010 – Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that Pixelworks (NASDAQ: PXLW), an innovative provider of powerful video and pixel processing technology, has selected Denali’s Databahn™ DFI-compliant DDR3/2 memory controller IP for its upcoming IC designs targeting innovative products for the advanced video display market. Databahn enables Pixelworks’ developers to meet performance goals in their high-volume SoCs for professional and consumer product designs.
“Denali’s DDR controller IP solution allows Pixelworks to meet the design requirements of our OEM customers,” said John Lau, vice president, China General Manager of Pixelworks. “Denali’s DDR memory controller is unmatched in performance and represents the highest quality IP solution in the industry. Denali’s expertise and reputation were key factors in our decision to use their solution to aid us in addressing higher speed timing closure issues.”
The Databahn product provides a comprehensive infrastructure for configuring, analyzing, and generating the optimal memory controller for a given customer application. Denali’s Databahn DDR-SDRAM memory controllers offer a powerful, multi-port solution with configurable features and functionality to satisfy system performance requirements in terms of bandwidth, latency, and power. In addition, the Databahn memory controller reduces the required effort needed to integrate with DDR PHYs by supporting the latest version of the industry-standard DDR PHY Interface (DFI) specification.
“Consumer SoCs require specialized DDR memory systems that can address performance, quality, and time-to-market,” said Marc Greenberg, director, Technical Marketing of IP products for Denali. “The Databahn DDR controller solution provides optimal performance while enabling flexible power management schemes for a variety of video, broadband, and network displayed applications. We are pleased to be working with Pixelworks and look forward to helping them meet their aggressive time-to-market schedules as they develop and deliver their innovative new processors for high-end digital video applications.”
About Databahn DDR Memory Solutions
Denali’s Databahn DDR-SDRAM memory solutions ensure compatibility with all the latest high-speed memory technologies, including the many DDR2, DDR3, and LP-DDR2 devices from all major memory vendors, and supports all vendor process nodes. Databahn controllers are DFI compliant and highly configurable, enabling an opportune match for a wide range of system architectures. For more info, visit: www.denali.com/dram.
Related Semiconductor IP
- DDR3 SDRAM Memory Controller
- DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency
Related News
- Rambus Sets New Benchmark for AI Memory Performance with Industry-Leading HBM4E Controller IP
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
Latest News
- Faraday Reports First Quarter 2026 Results
- Cadence Reports First Quarter 2026 Financial Results
- Rambus Reports First Quarter 2026 Financial Results
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology