What’s the cost for 3-D chips?
Mark LaPedus, EETimes
12/9/2010 6:46 PM EST
BURLINGAME, Calif. – What’s the biggest hurdle to bring 3-D chips based on through-silicon via (TSV) technology into mass production?
There are many, but cost is perhaps the big issue.
Antun Domic, senior vice president and general manager of the Implementation Group for Synopsys Inc., said the cost overhead for a TSV-based 3-D device is $150 per wafer. That is 5 percent of the total cost of a 300-mm wafer.
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- NEO Semiconductor Announces the Development of its 3D X-AI Chip; Targeted to Replace Existing HBM Chips and Solve Data Bus Bottlenecks
- Allen Wu on Disrupting $100M Cost of Building Custom AI Chips
- MagnaChip to Offer Cost Competitive 0.18um Embedded EEPROM Technology
- XYALIS Brings Cost Reduction To Mask Design
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory