Output Buffer for up to 12Gb/s
The PMCC_OBUF12G is a differential CML 50Ω terminated output driver for datarates from DC up to 12Gb/s.
- GlobalFoundries
- 65nm
- LP
- In Production
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Output Buffer for up to 12Gb/s
The PMCC_OBUF12G is a differential CML 50Ω terminated output driver for datarates from DC up to 12Gb/s.
Low noise from 8GHz to 11.3GHz differential LC VCO
PMCC_VCOMB12G is a low noise multi-band differential LC voltage controlled oscillator (VCO).
The BCH decoder has four main functional blocks along with memory blocks.
A USB 3.0 Device IP Core that provides high performance SuperSpeed USB connectivity in a small footprint solution for quick and e…
IEEE1149.1-2001 JTAG access port
The Beyond TAP Controller is a fully IEEE 1149.1-2001 compatible JTAG Test Access Port (TAP) Controller.
PS/2 Keyboard controller, fully configurable
The Beyond PS/2 (Personal System/2) Controller is a configurable core suitable for implementing support for standard keyboard and…
General Purpose I/O controller, fully configurable.
Beyond GPIO IP core is user-programmable general-purpose I/O controller.
WebM VP8 Video Decoder Hardware IP
The WebM VP8 (G1) hardware decoder brings an unprecedented level of performance to enable all kinds of WebM video applications.
In-line Multi-Protocol Cipher Engine
The EIP-96 is an Inline Cryptographic Accelerator designed to accelerate and offload the very CPU intensive IPsec, MACsec, SRTP, …
Multi-Protocol Engine, Look-Aside, 1 Gbps
The Protocol-IP-93 Multi-Protocol Engine is a protocol-aware packet engine for accelerating IPSec, SSL/TLS, and SRTP up to 1 Gbps…
The PMCC_VCO20G /24G /25G /26G /30G is a set of fully differential high speed VCOs covering 20GHz … 30GHz frequency range, design…
The PMCC_VCO20G /24G /25G /26G /30G is a set of fully differential high speed VCOs covering 20GHz … 30GHz frequency range, design…
The PMCC_VCO20G /24G /25G /26G /30G is a set of fully differential high speed VCOs covering 20GHz … 30GHz frequency range, design…
The PMCC_VCO20G /24G /25G /26G /30G is a set of fully differential high speed VCOs covering 20GHz … 30GHz frequency range, design…
The PMCC_VCO20G /24G /25G /26G /30G is a set of fully differential high speed VCOs covering 20GHz … 30GHz frequency range, design…
1MHz-50GHz Programmable Prescaler - Divider by 1/2/4/8/16 in SiGe
The PMCC_DIV50G1_16 is a high speed (up to 50GHz) fully differential programmable divider IP block, designed using Jazz SiGe120 (…
Up to 60GHz Divide By 2 Prescaler with I and Q outputs in GiGe
The PMCC_DIV60G is a high speed (up to 60GHz) fully differential static frequency divider by 2, designed using Jazz SiGe120 (SBC1…
Advanced Encryption Standard (AES) core
AES is one of the latest crypto standards certificated by the National Institute of Standard and Technology (NIST).
The SNOW3G1 core implements SNOW 3G stream cipher in compliance with the ETSI SAGE specification version 1.1.
The KSM1 core implements Kasumi encryption in compliance with the ETSI SAGE specification.