Vendor: ASICS World Services, LTD. Category: USB

USB 3.0 Device IP Core

A USB 3.0 Device IP Core that provides high performance SuperSpeed USB connectivity in a small footprint solution for quick and e…

Contact Provider Request Datasheet

Overview

A USB 3.0 Device IP Core that provides high performance SuperSpeed USB connectivity in a small footprint solution for quick and easy implementation of a USB Device interface.

The USB 3.0 Device IP Core is fully USB 3.0 compliant.

An USB 3.0 Device IP Core is ideal for applications where the target device must act as a peripheral. It provides portable devices with a cost-effective way of conducting high speed point-to-point transfers using the USB bus.

ARCHITECTURE

The USB 3.0 Device IP Core, implements all required functions to transport USB 3.0 traffic.

This includes the PHY Layer, which implements support functions required to talk to a USB 3.0 PIPE complaint PHY interface; The Link and Protocol layers that implement the USB 3.0 link management, transaction management and data transfers; and the Transport Layer, which provides and interface to external interfaces.

 

Key features

  • USB 3.0 SuperSpeed support, 5Gbit/s
  • USB 3.0 PIPE interface (and V5/V6 GTX)
  • Integrated DMA engine
  • Up to 16 fully configurable endpoints
  • Bulk, control, interrupt and isochronous  endpoints and transfers 
  • Automatic Link Control and Management  performed in hardware
  • User transparent error
  • User transparent error recovery and retransmission of packets
  • Automatic Power State transition performed  in hardware (all power states supported)
  • Autonomous operation with very little firmware interaction
  • Full duplex operation support
  • System Interface:
    • AHB 
    • AVALON
    • OCP 
    • PLB
    • OPB
    • WISHBONE
    • Customer specified bus interface
  •  Compact and cost-effective solution

Block Diagram

USB3_DEV block diagram

Benefits

  • High Performance
  • Low Cost
  • Easy to integrate

Applications

  • Consumer
  • Industrial

What’s Included?

  • Verilog or Netlist
  • Test bench
  • Documentation
  • Tech Support
  • Reference Design

Specifications

Identity

Part Number
USB3_DEV
Vendor
ASICS World Services, LTD.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact ASICS World Services, LTD.

Learn more about USB IP core

SATA Connectivity solutions for Xilinx FPGAs

This Whitepaper gives an overview over the Serial ATA (SATA) protocol and the implications when integrating SATA into an FPGA-based programmable system. Besides details of the different protocol layers, we will discuss the hardware and software components for building a complete, reliable, high-performance SATA solution by utilizing a design platform from Missing Link Electronics (MLE).

What Designers Need to Know About USB Low-Power States

In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.

Frequently asked questions about USB IP cores

What is USB 3.0 Device IP Core?

USB 3.0 Device IP Core is a USB IP core from ASICS World Services, LTD. listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP