Vendor: Beyond Semiconductor Category: Debug Trace

IEEE1149.1-2001 JTAG access port

The Beyond TAP Controller is a fully IEEE 1149.1-2001 compatible JTAG Test Access Port (TAP) Controller.

Overview

The Beyond TAP Controller is a fully IEEE 1149.1-2001 compatible JTAG Test Access Port (TAP) Controller. It is used for development and debugging purposes like Boundary Scan, Memory BIST. The Beyond TAP controller is an interface between the Boundary Scan / Memory BIST / Beyond Debug Interface Controller (which connects to the Beyond processor(s) and Beyond peripheral interface cores) and external debugger / emulator testing device.

Key features

  • IEEE 1149.1-2001 compatible JTAG interface (TRST, TCK, TMS, TDI and TDO) to the external debugger / emulator testing device
  • Supported instructions:
    • All mandatory public instructions (BYPASS, SAMPLE/PRELOAD and EXTEST)
    • Optional public instruction (IDCODE)
    • Private instructions (DEBUG and MBIST)
  • Supported scan chain registers:
    • Internal Bypass register
    • Internal ID register
    • External Boundary Scan register
    • External Debug Interface register
    • External Memory BIST register

Block Diagram

Benefits

  • Small: highly optimized, configurable Verilog RTL
  • Easy: fully documented, functional examples included
  • Safe: proven in volume production silicon
  • Flexible: fully configurable RTL
  • Standard: fully IEEE1149.1-2001 compatible

Applications

  • Boundary Scan testing
  • Internal memory testing with Memory BIST
  • Software uploading and debugging with Beyond Debug Interface Controller
  • Beyond peripheral interface cores initialization with Beyond Debug Interface Controller

What’s Included?

  • Soft core RTL in Verilog
  • Test bench in Verilog
  • Documentation
  • Engineering support

Specifications

Identity

Part Number
JTAG Test Access Port (TAP) controller
Vendor
Beyond Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Slovenia

Learn more about Debug Trace IP core

OCP SoC instrumentation solutions involve more than just trace

On-chip analysis can effectively improve our understanding of complex embedded systems, such as Open Core Protocol (OCP)-based architectures. For OCP level systems integration, real-time performance analysis is often a priority for getting products to market quickly, and embedded instrumentation analysis that can be used with emulators, prototypes, and production silicon can provide systems information and control that go beyond simulation based analysis

Introducing the Akeana 1000 Series Processors

Today we present to you the Akeana 1000 Series Processors, a series of High Performance processors IP which is optimized for AI applications and workloads, thus providing a quick AND efficient processing solution for your AI needs.

Frequently asked questions about Debug Trace IP

What is IEEE1149.1-2001 JTAG access port?

IEEE1149.1-2001 JTAG access port is a Debug Trace IP core from Beyond Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Debug Trace?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Debug Trace IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP