This IP is a programmable Analog PLL suitable for high speed clock generation.
- SMIC
- 130nm
- G
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
This IP is a programmable Analog PLL suitable for high speed clock generation.
SMIC 0.13um 32KHz Crystal Oscillator
This is a 32768Hz crystal oscillator specifically designed for ultra-low power application.
SMIC 0.13um 32KHz Crystal Oscillator
This is a 32768Hz crystal oscillator specifically designed for ultra-low power application.
12-bit 1M Differential Rail to Rail SAR ADC
The analog-to-digital converter uses Successive Approximation Register (SAR) architecture to achieve 12-bit resolution.
This IP is a programmable Analog PLL suitable for high speed clock generation.
32:1 serializer followed by sub-LVDS drivers
The CCP2 transmitter consists of a 32:1 serializer followed by LVDS drivers for transmitting clock (or strobe) and data.
Sub-LVDS receiver followed by 1:4 de-serializer
The S13V25_CCP2RX _01 recovers a serial bit stream containing image data and converts it to a 4-bit 1/4 rate word.
SMIC 0.13um 1.8V Power On Reset
Present Power on Reset generates system reset pulses (POR18) when 1.8V power supplier (VIN18) is turned on.
SMIC 0.13μm 5v-3.3v Power Regulator
This IP is a Low-Dropout (LDO) 5V to 3.3V power regulator in SMIC 0.13μm 3.3V/1.2V Logic process.
SMIC 0.13μm 1.62~3.3v->1.2v 150mA Power Regulator
Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.2v power supply which is regul…
SMIC 0.13μm 1.65~3.3v->1.8v Power Regulator
Targeted in SMIC 0.13μm 1.2v/3.3v logic process, current design of Power Regulator is to provide 1.8v power supply which is regul…
This IP is a programmable Analog PLL suitable for high speed clock generation.
This IP is a programmable Analog PLL suitable for high speed clock generation.
Digital Controlled Crystal Oscillator (DCXO)
This IP is a tunable Digital Controlled Crystal Oscillator (DCXO).
CSDAC10-CMOS 10-Bit 200MSPS+CURRENT-STEERING D/A Converter,4 channel
The S13V33_DAC_06 is a 3-channel 10-bit resolution, high performance, low power, current-steering CMOS digital-to-analog converte…
CMOS 4-CHANNEL 10-BIT 200MSPS+ CURRENT-STEERING D/A CONVERTER
The S13V33_DAC_05 is a 4-channel 10-bit resolution, high performance, low power, current-steering CMOS digital-to-analog converte…
S13_DAC_03 CMOS 10-BIT 200MSPS+CURRENT-STEERING D/A Converter
The S13_DAC_03 is a 10-bit resolution, high performance, low power, current-steering CMOS digital-to-analog converter (DAC).
SMIC 0.13um 5v-3.3v/1.2v Battery Charger
Based on SMIC 0.13µm 3.3v/1.2v Logic process, current design of the Battery Charger IP is a constant current/constant voltage lin…
Digital Video Broadcast - Asynchronous Serial Interface
MW_ASI/SMPTE_SERDES cores implements related standards, by means of a precise and robust design, to inexpensive devices, (from Sp…
FireLink IEEE1394b Link Layer Controller
The synthesizable IEEE1394b Link Layer Controller Core, FireLink®, is based on the Link Layer Controller that has been used for s…