Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: PLL

SMIC 0.13um 1.2v APLL

This IP is a programmable Analog PLL suitable for high speed clock generation.

SMIC 130nm G View all specifications

Overview

This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO of this PLL can run up to 1000MHz. It contains a 1-64 input clock divider, a 1-128 feedback clock divider and a 1-8 output clock divider. By setting PLL_DM, PLL_DN and PLL_DP to different values, the output clock will be locked at different multiples of the input frequency. A lock indicator is also included in this PLL. Its output shows whether the output clock is at the right multiples of the input clock.

Key features

  • Process: SMIC 0.13um 1.2v 1P6M/7M/8M CMOS logic process
  • Supply voltage: 1.08V~1.2V~1.32V
  • Current: <2.5mA
  • Operating temperature: - 40°C ~ +25°C ~ +125°C
  • Two outputs: - PLL_CLKO: standard output from the output divider - PLL_CLK: output from VCO directly
  • More details, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/en/contactus.asp

Silicon Options

Foundry Node Process Maturity
SMIC 130nm G —

Specifications

Identity

Part Number
S13V33_PLL_07
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about PLL IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about PLL IP cores

What is SMIC 0.13um 1.2v APLL?

SMIC 0.13um 1.2v APLL is a PLL IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP