UltraScale / UltraScale+ Interlaken
Xilinx, Inc.
•
HQ:
USA
The Xilinx® LogiCORE™ IP UltraScale™ architecture integrated IP core for Interlaken is a scalable chip-to-chip interconnect proto…
- Interlaken
Compare 18,292 Semiconductor IP Cores from 472 vendors
-
-
System Integrated Logic Analyzer (System ILA)
Xilinx, Inc.• HQ: USAThe customizable System Integrated Logic Analyzer (System ILA) IP core is a logic analyzer which can be used to monitor the inter…
- Debug Trace
-
Xilinx, Inc.• HQ: USA
Xilinx provided utility function to simplify design in Vivado IP Integrator.
- Control Logic
-
Xilinx, Inc.• HQ: USA
The RLD3 Controller gives you the ability to design for Reduced Latency DRAM while maintaining high performance and density.
- Controller
-
Xilinx, Inc.• HQ: USA
This Physical Layer core gives you the ability to simultaneously read and write on every rising and falling edge.
- SRAM
-
Xilinx, Inc.• HQ: USA
This Physical Layer core gives you the ability to simultaneously read and write on every rising and falling edge.
- SRAM
-
Phase Locked Loop (PLL) Module
Xilinx, Inc.• HQ: USAThe Phase Locked Loop primitive in Virtex-5 FXT parts is used to generate multiple clocks with defined phase and frequency relati…
- PLL
-
MIPI DSI TX Controller Subsystem
Xilinx, Inc.• HQ: USAThe Xilinx MIPI DSI (Display serial interface) Transmitter Subsystem implements the Mobile Industry Processor Interface (MIPI) ba…
- MIPI
-
MIPI CSI Controller Subsystems
Xilinx, Inc.• HQ: USAThe Xilinx MIPI CSI2 Receiver Subsystem and MIPI CSI 2 Transmitter Subsystems implement the Mobile Industry Processor Interface (…
- MIPI
-
MicroBlaze Microcontroller Reference Design
Xilinx, Inc.• HQ: USAMicroBlaze™ is a 32-bit RISC soft processor core that can be used with soft peripherals to design embedded systems in Xilinx FPGA…
- MCU
-
Xilinx, Inc.• HQ: USA
The LogiCORE In-System IBERT IP enables 2D eye scans of Ultrascale™/Ultrascale+™ transceivers to be performed the in Vivado® Seri…
- Test / Debug
-
Hard-core Tri-mode Ethernet MAC
Xilinx, Inc.• HQ: USAThe HARD_TEMAC described in this document has been designed incorporating the applicable features described in IEEE Std.
- Ethernet
-
Xilinx, Inc.• HQ: USA
The Xilinx® LogiCORE™ IP Debug Bridge core is a controller which provides a mechanism to establish a communication channel for de…
- Protocol Bridge
-
Xilinx, Inc.• HQ: USA
The Xilinx DDR4 controller is high performance (2667Mbps in UItraScale+) and supports a wide range of configurations from low cos…
- Controller
- DDR4
-
Xilinx, Inc.• HQ: USA
The Xilinx DDR3 controller is high performance (2133Mbps in UItraScale) with support for lower power DDR3L as well as UDIMMs, SOD…
- Controller
- DDR3
-
Xilinx, Inc.• HQ: USA
Xilinx provided utility function to simplify design in Vivado IP Integrator.
- Control Logic
-
Xilinx, Inc.• HQ: USA
Xilinx provided utility function to simplify design in Vivado IP Integrator.
- Control Logic
-
ChipScope Pro (IBERT) for Virtex-6 GTH
Xilinx, Inc.• HQ: USAThe LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-6 FPGA GTH transceivers is a customizable…
- Test / Debug
-
CAN with Flexible Data Rate (CAN FD)
Xilinx, Inc.• HQ: USAThe Xilinx® CAN FD IP core is ideally suited for automotive and industrial applications such as automotive gateways, body control…
- CAN / CAN-FD / CAN-XL
-
Xilinx, Inc.• HQ: USA
The LogiCORE™ IP AXI4-Lite IP Interface (IPIF) is a part of the Xilinx family of ARM® AMBA® AXI control interface compatible prod…
- Protocol Bridge