Agnisys and Axiomise Collaborate to Accelerate NoC Design and Formal Sign-off
Agnisys and Axiomise partner to pair IDS-NoC™ automated NoC generation with nocProve® formal verification for AI, GPU, and inference chip designs.
Vendor:
Agnisys, Inc.
Category:
Protocol Bridge
Wishbone Target
The Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores is a versatile design approach for semicondu…
Overview
The Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores is a versatile design approach for semiconductor IP cores. Its goal is to promote design reuse by addressing system-on-chip integration issues. This is accomplished by providing a standard interface for IP cores. This increases the system's mobility and stability, resulting in a shorter time-to-market for end users.
Key features
- Flopped and non-flopped
- Synchronous or asynchronous reset type
- Supports single clock data transfers
- Data Latency or wait stages
What’s Included?
- Agnisys provides a tool - IDesignSpec to configure the IP.
Specifications
Identity
Part Number
Wishbone Target
Vendor
Agnisys, Inc.
Type
Silicon IP
Provider
HQ:
USA
Learn more about Protocol Bridge IP core
Automated, Faster Specification to Sign-Off with IDS-AI
IDS-AI is the industry’s first agentic AI framework built specifically for semiconductor development. It understands your design functional specification, your control and status registers (CSRs), your programming sequences, your system-on-chip (SoC) hierarchy, and your block interconnections.
Automatic Generation of a Network-on-Chip Interconnect
This post discusses the network-on-chip (NoC) approach and explains how Agnisys can help you generate NoCs automatically for your designs.
IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
Generate scalable NoC IPs with IDS-NoC™ for efficient data transfer, distributed routing, and high-performance SoC communication.
Agnisys to Showcase Agentic AI, Network-on-Chip, and DFT Automation Breakthroughs at DAC 2026
Agnisys will showcase IDS-AI™, IDS-NoC™, and Advance DFT Automation at DAC 2026 to accelerate chip design, improve quality, and speed SoC development.
Addressing DV Professionals’ Need to Reduce Verification Errors in Complex Designs
Learn how automated RTL, UVM testbench, and validation code generation helps DV teams reduce verification errors and accelerate chip verification.
Frequently asked questions about Protocol Bridge IP cores
What is Wishbone Target?
Wishbone Target is a Protocol Bridge IP core from Agnisys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.