Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
Display Controller
Display Processing IP
Cost Efficient and Low-Power Design for MCUs, Wearables, and AIoT Devices
Overview
Cost Efficient and Low-Power Design for MCUs, Wearables, and AIoT Devices
VeriSilicon's Vivante DCNano series IPs are small-footprint, cost efficient, and low-power display controllers targeting wearable devices including smart watches and AR glasses, MCUs, AIoT, and IP cameras (IPC). Currently consisting of DCNano and DCNanoUltra, this series supports compressed and non-compressed inputs. DCNano series also provides diverse pre-processing and post processing features such as rotation and flip, swizzle, color space conversion, blending, and dithering.
| Feature | DCNano | DCNanoUltra |
| Target Ul performance | 1280x720@60 fps (tiled format) 1920x1080@60 fps (linear format) |
1280x720@60 fps (tiled format) 1920x1080@60 fps (linear format) |
| Supported API | Vivante DRM display API Vivante DCLite display API |
Vivante DRM display API Vivante DCLite display API |
| Supported output devices | 1 | 2 |
| Configurable layer numbers | 3 | 4 |
| Cursor layer | Optional | Optional |
| Frame buffer compression | Yes | Yes |
| Output pixel formats | RGB888, RGB565, and RGB666 | RGB888, RGB565, and RGB666 |
| Pixels per cycle | 1 | 1 |
Key features
Highlights
- Low-power, low-cost, and small silicon area
- Lossy compression
Pre-Processing Features
- Support both linear and tiled color formats
- Support 90/180/270-degree rotation for tiled formats
- Color keying
- Support Flip X/Y for both tiled and linear formats
- Swizzle
Post-Processing Features
- Alpha Blending
- Dither
- CRC
- Gamma
- 3DLUT
Display Interfaces
- QSPI/SPI
- DPI/eDPI
- DBI
- Type A: Fixed E mode and clocked E mode
- Type B
- Type C
Software Support
- OS: Linux and RTOS
- Drivers with tiny code size
- Vivante DRM display driver
- Vivante DCLite Driver
Specifications
Identity
Part Number
Vivante DCNano
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Display Controller IP core
Empowering AI-Enabled Systems with MIPI C/D-PHY Combo IP: The Complete Audio-Visual Subsystem and AI
High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
In this article we provide an introduction to DP, talk about the various factors that IC designers will want to consider when integrating the DP functionality into their SOC, and present at a high-level the solutions Silicon Creations provides in this area.
The whys and hows of secure boot
With the proliferation of Internet of Things (IoT) devices, which now span just about every walk of life, from smart cities to wireless jewellery, the need to prioritize security in IoT-style embedded systems has never been greater. The secure boot process is a vital first step in securing any embedded system, a necessary part of your application’s anti-malware fortress. Let’s take a look at the pros and cons, with a focus on one of the most popular processors in electronics – the i.MX6.
Motion Picture: a Reality on Emulation Platform
In present day’s situation, whenever we are in the phase of designing a cluster SoC, we have no reliable way of verifying our design in real case scenarios, or showcase the possibilities of our design through any demos. This, sometimes, paves way for critical design bugs which requires re-spins/cuts.
Sequential clock gating maximizes power savings at IP level
In this paper we talk about design exploration using the PowerPro tool. For analysis of power optimization based on this tool, we have included Advanced Driver Assistance System (ADAS) and cluster IPs with high speed processing requirements. These IPs have multiple complex operation requirements within a clock period, making them ideal candidates for power saving. The IPs under consideration are image processors, high-speed bus fabrics for a memory controller, display controllers, and video codecs.
Frequently asked questions about Display Controller IP
What is Display Processing IP?
Display Processing IP is a Display Controller IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this Display Controller?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Display Controller IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.