Vendor: Microtronix Datacom Ltd. Category: Single-Protocol PHY

Video LVDS SerDes Transmitter-Receiver IP Core

The Video LVDS SerDes Transmitter / Receiver IP Core provides a , easy-to-use Serializer/Deserializer (SerDes) solution to interf…

Contact Provider Request Datasheet

Overview

The Video LVDS SerDes Transmitter / Receiver IP Core provides a complete, easy-to-use Serializer/Deserializer (SerDes) solution to interface a wide variety of video host systems to Flat Panel displays. The core simplifies the design of video LVDS interfaces, improves data integrity and timing margins. For example, the Transmitter has the ability to generate an LVDS transmit clock synchronous to the video data stream thereby eliminating the need to fine-tune a PLL to the outputted LVDS data. Similarly, the Receiver auto aligns the receive clock to the encoded video to assure data synchronization. An easy to use GUI enables the user to select the number of LVDS links and to configure the number of data channels for each link.

The Transmitter and Receiver cores support both 28 bit (8 bit RGB) and 35 bit (10-bit RGB) parallel data configurations using either 4 or 5 LVDS serial channels. Transmitter and Receiver modules can be cascaded to create dual and quad LVDS links supporting display panel resolutions up to 1080p at 120 Hz and beyond.

Key features

  • 7:1 Serializer/Deserializer (SerDes)
  • Optimized for 8 and 10-bit HD video applications
  • Supports both 28-bit and 35-bit parallel data (mapped into 4 / 5 LVDS channels)
  • Supports Flat Panel resolutions up to 1080p 120Hz and beyond
  • Cascade modules to support Dual & Quad LVDS link configurations
  • LVDS TxClock phase aligned to encoded data, no PLL fine tuning required
  • Receiver auto aligns clock to encoded video data from input LVDS data stream
  • Configuration GUI streamlines design process
  • Complies with Open LDI Specification for Digital Display Interfaces
  • Supports Cyclone II, III, IV, Stratix III & IV, and Arria family of devices

Block Diagram

1587346 block diagram

Benefits

  • The Video LVDS SerDes Transmitter / Receiver IP Core is specifically targeted at high-performance video applications including; flat panel displays, HDTV consumer electronics, video display resolution conversion / enhancement equipment, automotive navigation/DVD entertainment systems, camera link devices, and high-speed interconnects.

What’s Included?

  • ModelSim/VHDL precompiled simulations library
  • Includes license and 1 year of updates
  • Reference designs
  • Altera OpenCore Plus evaluation

Specifications

Identity

Part Number
1587346
Vendor
Microtronix Datacom Ltd.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Microtronix Datacom Ltd.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Video LVDS SerDes Transmitter-Receiver IP Core?

Video LVDS SerDes Transmitter-Receiver IP Core is a Single-Protocol PHY IP core from Microtronix Datacom Ltd. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP