Vendor: Small World Communications Category: Channel Coding

Very High Speed 3GPP LTE Turbo Decoder

This is a very high speed and fully compatible 3GPP LTE turbo decoder with one, two, four or eight parallel MAP decoders.

Overview

This is a very high speed and fully compatible 3GPP LTE turbo decoder with one, two, four or eight parallel MAP decoders.

Key features

  • 8 state 3GPP LTE compatible turbo decoder
  • Rate 1/3
  • 40 to 6144 bit interleaver
  • Up to 280 MHz internal clock
  • Up to 204 Mbit/s with 5 decoder iterations
  • 6-bit signed magnitude input data
  • 1, 2, 4 or 8 parallel MAP decoders
  • Optional log-MAP or max-log-MAP constituent decoder algorithms
  • Up to 32 iterations in 1/2 iteration steps
  • Optional power efficient early stopping
  • Optional extrinsic information scaling and limiting
  • Estimated channel error output
  • Free simulation software
  • Available VHDL core for Xilinx FPGAs under SignOnce IP License. ASIC, Altera, Lattice and Microsemi cores available on request.

Block Diagram

What’s Included?

  • All Licenses
    • Xilinx VHDL Core
    • Test vector generation software
  • VHDL ASIC License
    • ASIC VHDL Core
    • C++ bit/cycle exact simulation model

Specifications

Identity

Part Number
PCD03L8
Vendor
Small World Communications
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Frequently asked questions about Channel Coding IP cores

What is Very High Speed 3GPP LTE Turbo Decoder?

Very High Speed 3GPP LTE Turbo Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP