Vendor: Silvaco, Inc. Category: Bus Fabric

AHB Channel with Decoder and Data Mux IP Core

The AHB Channel provides the necessary infrastructure to connect as many as 7 AHB Slaves (numbered 1-7) to an AHB bus Master.

Overview

The AHB Channel provides the necessary infrastructure to connect as many as 7 AHB Slaves (numbered 1-7) to an AHB bus Master. The AHB Channel performs a combinational decode on the incoming AHB address to produce the block selects for the various AHB Slaves. The address decoder contained in the AHB Channel has one area of memory reserved for a configurable remap application.

Typically, the AHB Channel is connected as in the following description. Each of the AHB Channel’s 7 Mirrored Slave Ports is connected to an AHB Slave module (e.g. External Bus Interface, Memory Controller, AHB-to-APB Bridge.) On the Master side, the AHB Channel’s Mirrored Master Port is connected either to an AHB Arbiter (in an AHB system with multiple bus Masters) or directly to an AHB Master such as a micro-processor (in an AHB system with a single bus Master.)

Key features

  • AMBA® 2.0 Compatible
  • Simple AHB Infrastructure for up to 7 AHB Slaves
  • Multiple Masters can be easily accommodated using AHB Arbiter
  • Includes Address Decoding
  • Includes Read Data Muxing
  • Remap to assist boot loading and debug

Block Diagram

AHB Channel with Decoder and Data Mux IP Core block diagram

What’s Included?

  • Verilog Source
  • Complete Test Environment
  • AHB Bus Functional Model

Specifications

Identity

Part Number
70108
Vendor
Silvaco, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Silvaco, Inc.
HQ: United States

Learn more about Bus Fabric IP core

Silvaco to Accelerate Physics-Based Digital Twins for Semiconductor Design and Manufacturing Using NVIDIA AI and Accelerated Computing

Silvaco is combining decades of physics-based modeling expertise with NVIDIA’s accelerated computing, CUDA-X™ libraries, PhysicsNeMo, Omniverse libraries, and Nemotron open models to help customers build, train, and deploy high-fidelity digital twins capable of predicting, optimizing, and validating complex semiconductor systems with unprecedented speed and accuracy.

Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results

Secured second artificial intelligence-driven machine learning (AI/ML) FTCO™ customer, driving revenue above high end of guided range. Executing cost reduction strategies ahead of expectations, resulting in operating expenses below midpoint of guided range. Q4’25 operating loss less than anticipated and cash burn, excluding one-time items, to reduce dramatically in Q1’26

Frequently asked questions about On-Chip Bus IP cores

What is AHB Channel with Decoder and Data Mux IP Core?

AHB Channel with Decoder and Data Mux IP Core is a Bus Fabric IP core from Silvaco, Inc. listed on Semi IP Hub.

How should engineers evaluate this Bus Fabric?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP