VBO Receiver with four and eight lanes for video communication
The V-by-One receiver PHYs vx1rx4top and vx1rx8top are initially designed for Sigma Designs' frame rate converter, FRCX. In combination with a compatible V-by-One receiver MAC, they support video data reception compliant with the V-by-One HS standard.
The vx1rx4top and vx1rx8top convert the serial data streams into 10-bit wide parallel data streams and recover the clock from the data edges using an internal clock-data recovery (CDR) PLL circuit. The differential inputs are internally terminated with 100-Ω resistors, which are automatically adapted to process technology. The maximum serial data rate per lane is 4Gb/s.
Note: some files may require an NDA depending on provider policy.
VBO RX PHY is a V-By-One IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this V-By-One IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.
