Vendor: M31 Technology Corp. Category: Single-Protocol PHY

USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C

The USB4 Gen3x2 transceiver IP provides a range of USB4 Gen3x2 host and peripheral applications up to 40Gbps.

USB4 TSMC 3nm N3X View all specifications

Overview

The USB4 Gen3x2 transceiver IP provides a complete range of USB4 Gen3x2 host and peripheral applications up to 40Gbps. It is compliant with the PIPE5.0 and UTMI+ specifications. The USB4 IP integrates high-speed mixed-signal circuits to support USB4 Gen3/Gen2/Gen1, USB 3.2 Gen2/Gen1 traffic. And could be backward compatible with USB 2.0/eUSB2 circuits. (480Mbps high-speed, 12Mbps full-speed, and 1.5Mbps low-speed data rates)

Key features

  • Compliant to USB4 Gen3(20G) / Gen2(10G)
  • Support USB4 Gen3 PIPE SerDes (128b/132b) coding
  • Support USB4 Gen2 PIPE SerDes (64b/66b) coding
  • Support PIPE USB3.2 Gen2 (128b/132b) coding
  • Support PIPE USB3.2 Gen1 (8b/10b) coding
  • Extra Sideband/CC Channel to manage the link.
  • Support both host and device features with type-C connector

Block Diagram

USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C block diagram

Silicon Options

Foundry Node Process Maturity
TSMC 3nm N3X —

Specifications

Identity

Part Number
USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Vendor
M31 Technology Corp.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB4

Provider

Learn more about Single-Protocol PHY IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

High-Speed PCIe and SSD Development and Challenges

PCIe stands for Peripheral Component Interconnect Express (PCIe), which is a very important specification in computer buses. It is widely used in a large number of applications for data exchange communication within computer components, such as network cards, graphics cards, and nowadays NVMe solid state drives, which are mostly connected to the motherboard via PCIe. Since its introduction in 2003, PCIe has evolved into a fifth or even sixth-generation specification.

Mastering Key Technologies to Realize the Dream - M31 IP Integration Services

Throughout the development of the industry, the evolution of advanced semiconductor manufacturing processes has led to an increase in production costs, high-speed interface bandwidth, and the difficulty and risk in IP and SoC integration. That results in a significant increase in development costs for chip manufacturers, especially in the investment of manpower, and EDA tools are becoming more challenging.

M31 on the Specification and Development of MIPI Physical Layer

MIPI is the abbreviation of "Mobile Industry Processor Interface". This article will introduce the physical layer specifications of MIPI architecture, and explain the features and benefits of D-PHY and C-PHY respectively. Then, the MIPI perspective on the development and challenges of automotive electronics and the professional MIPI technical services that M31 can provide will be shared.

Frequently asked questions about Single-Protocol PHY IP

What is USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C?

USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C is a Single-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP