Vendor: Innosilicon Technology Ltd Category: Single-Protocol PHY

USB2.0 PHY(HSIC/Host/Device/OTG/Hub)/ eUSB PHY

USB is the ubiquitous interconnect standard of choice for a wide range of computing and consumer applications.

Overview

USB is the ubiquitous interconnect standard of choice for a wide range of computing and consumer applications. Innosilicon provides a comprehensive set of software drivers to support commonly used USB peripherals. In addition, our established USB ecosystem—comprising USB silicon suppliers, design IP houses, and verification and testing vendors—helps reduce development and production costs for USB host and peripheral manufacturers.

The USB 2.0 IP is capable of handling the low-level protocol and signaling. In transmitting mode, the PHY serializes data, performs bit stuffing following NRZI encoding when needed, and then generates SYNC and EOP fields. Likewise, in receiving mode, it recovers clock from incoming data, strips the SYNC and EOP fields, performs NRZI decoding with bit un-stuffing when needed and then de-serializes the data. It supports 17 modes of operations, including LS, FS, HS, On-The-Go, Device , Host and HSIC.

The eUSB 2.0 IP supports both native and repeater mode. In the native mode, it is intended for board-level chip-to-chip communication. In the repeater mode, it supports standard USB 2.0 communication through a separate eUSB 2.0 repeater component.

Key features

  • Compliant with USB Specification Revision 2.0, 1.1
  • Configurable 8-bit or 16-bit UTMI interface compliant with UTMI+ Specification Level 3 Revision 1.0
  • Compliant with OTG Supplement and High-Speed-Inter-Chip (HSIC) USB supplement to the USB Specification Revision 2.0
  • Compliant with eUSB specification
  • Supports 480Mbps (HS), 12Mbps (FS) and 1.5Mbps (LS) serial data transmission
  • Supports low latency hub mode with 40-bit time round trip delay
  • Supports all test modes as defined in the USB Specification Revision 2.0
  • Supports scan and loop-back BIST mode
  • Built-in I/O and ESD structure
  • On-die self-calibrated HS/FS/LS termination
  • Supports 12/19.2/20/24MHz (as long as the value is an aliquot part of 480) external crystal or on-chip reference clock with integrated phase-locked loop (PLL) oscillator

Block Diagram

Benefits

  • Fully pre-assemble, Drop-in hard macro to ease integration and speed time to market
  • Zero risk with robust ESD architecture
  • Extensive EDA tool support for various design automation flows
  • DFT functions to reduce test time and ensure high test coverage
  • Several programmable PHY operation modes through simple register interface

Applications

  • Consumer Electronics
  • Industrial Applications
  • Medical Devices
  • Automotive Systems
  • Computing and IT Infrastructure

What’s Included?

  • Databook and detailed physical implementation guides for the complete PHY
  • Library Exchange Format (LEF) file with pin size and locations
  • Gate-level netlist and Standard Delay Format (SDF) Timing file
  • Encrypted Verilog Models
  • Layout Versus Schematic (LVS) flattened netlist and report
  • Design Rule Check (DRC) report
  • GDSII database for foundry merge
  • Optional Test-chip and FPGA support
  • Optional backend integration

Specifications

Identity

Part Number
USB2.0/eUSB2.0 PHY & Controller
Vendor
Innosilicon Technology Ltd
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 2.0

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Single-Protocol PHY IP core

PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions

Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB2.0 PHY(HSIC/Host/Device/OTG/Hub)/ eUSB PHY?

USB2.0 PHY(HSIC/Host/Device/OTG/Hub)/ eUSB PHY is a Single-Protocol PHY IP core from Innosilicon Technology Ltd listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP