USB1.1 FS/LS PHY, TSMC 55ULP
M31 provides customers with a unique USB 1.1 PHY IP for IoT applications.
Overview
M31 provides customers with a unique USB 1.1 PHY IP for IoT applications. The USB 1.1 PHY IP integrates a semi-digital PLL, which supports clock inputs as low as 32.768KHz. The USB 1.1 PHY IP not only supports standard USB 1.1 features, but also provides multiple clock outputs from 48MHz to 240MHz. It’s ideal for IOT or wearable devices that require basic USB functionalities.
Key features
- Smallest USB1.1 PHY IP worldwide with PLL inside (<0.1mm²)
- Fully compliant with Universal Serial Bus (USB) 1.1 electrical specification
- Integrated PLL to provide a variety of stand-alone clock outputs
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 55nm | ULP | — |
Specifications
Identity
Standards & Interfaces
Provider
Learn more about Single-Protocol PHY IP core
Design IP Faster: Introducing the C~ High-Level Language
Universal Flash Storage: Mobilize Your Data
Can MIPI and MDDI Co-Exist?
Enter the Inner Sanctum of RapidIO: Part 1
Networking software key to PICMG 2.16 optimization
Frequently asked questions about Single-Protocol PHY IP
What is USB1.1 FS/LS PHY, TSMC 55ULP?
USB1.1 FS/LS PHY, TSMC 55ULP is a Single-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.