Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Vendor:
Synopsys, Inc.
Category:
Single-Protocol PHY
USB-C 3.2 SS/SSP PHY in Type-C in Samsung (SF4X, SF4E, SF2)
The Synopsys SuperSpeed 3.2 USB IP solution is based on the USB 3.2 specification from the USB Implementer Forum.
Overview
The Synopsys SuperSpeed 3.2 USB IP solution is based on the USB 3.2 specification from the USB Implementer Forum. The USB 3.2 IP offering includes controllers, PHYs with support for the USB Type-C™ connectivity specification, verification IP, and IP subsystems. These elements enable quick development of advanced chip designs incorporating the 20 Gbps SuperSpeed USB standard. The Synopsys USB 3.2 IP is targeted for integration into SoCs for mass storage devices, display and docking applications, cloud computing, and automotive applications. The Synopsys USB 3.2 Controller and PHY IP allow designers to maximize power efficiency for extended battery life. The Synopsys USB 3.2 IP enables the fastest USB data transfer speeds while lowering overall power consumption. As the leading supplier of USB IP, Synopsys provides designers with a high-performance, low-power, and area-efficient IP solution, for cost-effective integration into system-on-chip designs. Synopsys’ expertise in developing and supporting USB enables us to build a low risk, high quality SuperSpeed USB IP solution.
Key features
- Supports 20Gbps, 10Gbps, and 5Gbps data rates
- Supports 480 Mbps, 12 Mbps, and 1.5 Mbps data rates
- x1 and x2 configurations (USB 3.2 and USB 3.1 PHY only)
- Low active and standby power
- Small area for low silicon cost
- USB Type-C connectivity support available (external party Type C Port Controller not included)
Benefits
- Supports SuperSpeed USB 3.2 Gen 1 at 5Gbps, USB 3.2 Gen 2 at 10Gbps, and USB 3.2 Gen 2x2 at 20Gbps Supports Hi-Speed 480 Mbps and Full Speed 12 Mbps
- Multi-lane operation for USB 3.2 peripherals
- Backwards compatible with all existing USB products
- Optimized Device controller IP designed to achieve power boost
- Synopsys USB 3.2 PHYs and controllers offer high-performance throughput
- Supports PIPE and UTMI+ PHY interfaces
- Architectural features reduce power consumption
Applications
- Mass storage devices
- Display and docking applications
- Cloud computing
- Automotive applications
What’s Included?
- GDSII
- LEF
- LIB
- Simulation model
- Testbench
- Databook
Specifications
Identity
Part Number
dwc_usbc32sspphy_samsung
Vendor
Synopsys, Inc.
Type
Silicon IP
Standards & Interfaces
Supported Standards
USB 3.2
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Single-Protocol PHY IP core
Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
Discover Synopsys’ first complete UFS 5.0 and M‑PHY v6.0 IP solution for high-speed, efficient storage in mobile, automotive, and AI-enabled systems.
Industry 1st CXL 4.0 Verification IP: Transforming AI and HPC Systems
Synopsys continues to lead innovation with the industry’s first commercially available CXL 4.0 Verification IP (VIP). This comprehensive solution supports the full 128 GT/s data rate, IO throttling, and streamlined port negotiation, equipping designers to validate and optimize their products for the future.
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
With a promise to revolutionize our driving experience, automotive displays are evolving at an unprecedented pace. In modern vehicles, the digital dashboard with a variety of displays that provide access to all driver controls has replaced the physical mechanisms and panels.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Maximizing Performance & Reliability for Flash Applications with Synopsys xSPI Solution
Systems using SoCs designed in advanced processes generally rely on external Flash devices that use NOR/NAND Flash memory technology for non-volatile storage. NOR Flash memory offers many benefits for device manufacturers and consumers, such as faster reading, low power consumption, and smaller area. In contrast, NAND Flash memories are ideal for applications such as data storage, where higher memory capacity and faster write and erase operations are required.
Frequently asked questions about Single-Protocol PHY IP
What is USB-C 3.2 SS/SSP PHY in Type-C in Samsung (SF4X, SF4E, SF2)?
USB-C 3.2 SS/SSP PHY in Type-C in Samsung (SF4X, SF4E, SF2) is a Single-Protocol PHY IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.