Vendor: Comcores Category: Single-Protocol PHY

Ethernet PCS 200G/400G

Size optimized, Silicon agnostic, Silicon Proven Ethernet PCS IP core for High Speed Ethernet applications The 200G/400G Ethernet…

Overview

Size optimized, Silicon agnostic, Silicon Proven Ethernet PCS IP core for High Speed Ethernet applications

The 200G/400G Ethernet PCS IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) described in the Ethernet standard IEEE 802.3-2020 and its compliant with Clause 117 and Clause 119 of IEEE 802.3 specification.

Ethernet PCS 200G/400G   IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a 8 or 16-lane parallel interface and offers a 200GMII or 400GMII interface on the other side.

The 200G/400GEthernet PCS IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast-track any project.

The 200G/400G Ethernet PCS IP supports 200G or 400G line rates, however, other Ethernet PCS speeds are also available, including the 100G Ethernet PCS and 800G Ethernet PCS.

Key features

Delivers Performance

  • Supports Ethernet speed of 200G or 400G
  • Complete 200GBASE-R or 400GBASE-R with RS-FEC solution
  • Can be used in common 200G/400G Ethernet PHY applications

Feature Rich

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths
  • Clause 117 Reconciliation Sublayer (RS) and Media Independent Interface for 200 Gb/s and 400 Gb/s operation (200GMII and 400GMII)
  • Clause 119 Physical Coding Sublayer (PCS) for 64B/66B, type 200GBASE-R, and 400GBASE-R
  • Clause 45 Management Data Input/Output (MDIO) Interface
  • 64B/66B encoding/decoding
  • Time Synchronization can optionally be included

Highly Configurable

  • BUS2IP is the default Slave PHY Management interface, with AXI, APB, MDIO being optional
  • Easy interfacing to standard MACs
  • Several common control bus standards are supported
  • Can be delivered with integrated MAC for plug and play
  • Includes test pattern Generator/Checker

Silicon Agnostic

  • Designed in SystemVerilog and targeting both ASICs and FPGAs

Block Diagram

Ethernet PCS 100G block diagram

What’s Included?

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note
  • Simulation Environment, including Simple Testbed, Test case and Test Script
  • Programming Register Specification
  • Timing Constraints in Synopsys SDC format
  • Access to support system and direct support from Comcores Engineers
  • Synopsys SGDC Files (optional)
  • Synopsys Lint, CDC and Waivers (optional)

Specifications

Identity

Part Number
Ethernet PCS 100G
Vendor
Comcores

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Comcores
HQ: Denmark

Learn more about Single-Protocol PHY IP core

What Makes Ethernet IP Truly Automotive-Grade

This blog examines what separates truly automotive-grade Ethernet IP from generic implementations across functional safety, time-sensitive networking, security, observability, lifecycle management, and the integration disciplines that only become visible once a program is deep into development.

Omnitrx introduces Omni500 Ethernet Evaluation Platform, Built on Comcores Expertise

Omni500 supports Time-Sensitive Networking (TSN), multi-speed Ethernet connectivity, and advanced synchronization capabilities essential for modern software-defined systems with time critical processes. It enables testing of TSN end stations, switching functionality, hardware timestamping, and a security features. Omni500 integrates state of the art TSN Ethernet IPs from Omnitrx’s sister company, Comcores.

How Time Sensitive Networking powers the Software Defined Vehicle

Software-Defined Vehicles (SDVs) are turning cars into distributed real-time computing platforms. Instead of dozens of standalone ECUs connected by a tangle of legacy field buses, we now see zonal controllers aggregating local I/O, centralized compute platforms running safety, mission critical software, and a service-oriented middleware layer stretching across the vehicle.

Automotive Ethernet with Comcores – Safety, Quality and ASIL certification of IP

In today’s automotive industry, safety and reliability are non-negotiable. With the increasing complexity of electronic systems in modern vehicles, ensuring compliance with ISO 26262 and Automotive Safety Integrity Level (ASIL) requirements is a demanding aspect of development. At Comcores, we embrace these challenges head-on, combining rigorous processes with a strong commitment to product quality.

Frequently asked questions about Single-Protocol PHY IP

What is Ethernet PCS 200G/400G?

Ethernet PCS 200G/400G is a Single-Protocol PHY IP core from Comcores listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP