Interlaken: the ideal high-speed chip-to-chip interface
As data consumption grows and chip designs evolve to meet this demand, Interlaken is the ideal high-speed chip-to-chip interface with efficiency, reliability and scalability.
Vendor:
Comcores
Category:
Single-Protocol PHY
Ethernet PCS 200G/400G
Size optimized, Silicon agnostic, Silicon Proven Ethernet PCS IP core for High Speed Ethernet applications The 200G/400G Ethernet…
Overview
Size optimized, Silicon agnostic, Silicon Proven Ethernet PCS IP core for High Speed Ethernet applications
The 200G/400G Ethernet PCS IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) described in the Ethernet standard IEEE 802.3-2020 and its compliant with Clause 117 and Clause 119 of IEEE 802.3 specification.
Ethernet PCS 200G/400G IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a 8 or 16-lane parallel interface and offers a 200GMII or 400GMII interface on the other side.
The 200G/400GEthernet PCS IP core is verified using advanced methodologies for RTL design, verification, HW verification and interoperability testing. It has been optimized for size and is a highly tested solution that will fast-track any project.
The 200G/400G Ethernet PCS IP supports 200G or 400G line rates, however, other Ethernet PCS speeds are also available, including the 100G Ethernet PCS and 800G Ethernet PCS.
Key features
Delivers Performance
- Supports Ethernet speed of 200G or 400G
- Complete 200GBASE-R or 400GBASE-R with RS-FEC solution
- Can be used in common 200G/400G Ethernet PHY applications
Feature Rich
- Configurable for several operating modes and speeds
- Works with multiple SerDes widths
- Clause 117 Reconciliation Sublayer (RS) and Media Independent Interface for 200 Gb/s and 400 Gb/s operation (200GMII and 400GMII)
- Clause 119 Physical Coding Sublayer (PCS) for 64B/66B, type 200GBASE-R, and 400GBASE-R
- Clause 45 Management Data Input/Output (MDIO) Interface
- 64B/66B encoding/decoding
- Time Synchronization can optionally be included
Highly Configurable
- BUS2IP is the default Slave PHY Management interface, with AXI, APB, MDIO being optional
- Easy interfacing to standard MACs
- Several common control bus standards are supported
- Can be delivered with integrated MAC for plug and play
- Includes test pattern Generator/Checker
Silicon Agnostic
- Designed in SystemVerilog and targeting both ASICs and FPGAs
Block Diagram
Ethernet PCS 100G block diagram
What’s Included?
The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:
- Solid documentation, including User Manual and Release Note
- Simulation Environment, including Simple Testbed, Test case and Test Script
- Programming Register Specification
- Timing Constraints in Synopsys SDC format
- Access to support system and direct support from Comcores Engineers
- Synopsys SGDC Files (optional)
- Synopsys Lint, CDC and Waivers (optional)
Specifications
Identity
Part Number
Ethernet PCS 100G
Vendor
Comcores
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Denmark
Learn more about Single-Protocol PHY IP core
How to cost-efficiently add Ethernet switching to industrial devices
This post explores critical considerations and solutions for implementing Ethernet switches tailored to industrial applications, emphasizing required features and cost-effectiveness.
O-RAN Fronthaul Security using MACsec
With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist in meeting these challenges.
MACsec for Deterministic Ethernet applications
Why MACsec is a compelling security solution for Deterministic Ethernet networks and how Packaged Intellectual Property solutions can accelerate time-to-market for chip developers
Part 2: Opening the 5G Radio Interface
Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.
Accelerating 5G virtual RAN deployment
This whitepaper provides an overview of the O-RAN Alliance and the value provided by O-RAN to the carrier industry along with a brief introduction to Comcores, our O-RAN solutions and our role in the O-RAN eco-system.
Frequently asked questions about Single-Protocol PHY IP
What is Ethernet PCS 200G/400G?
Ethernet PCS 200G/400G is a Single-Protocol PHY IP core from Comcores listed on Semi IP Hub.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.