Overview
USB3.1Type-C PHY IP is a high performance high speed SERDES IP designed for chips that perform high bandwidth data communication while operating at low power consumption. USB 3.1Type-C PHY IP is a dedicate design for USB3.1 type-C application. USB 3.1 Type C PHY IP is a pure analog IP that perform serialization and deserialization only, a dedicate PCS can be provided together with PHY to accomplish functions of different application, including elastic buffer, scramble/de-scramble, data encoding/decoding, PRBS generation/checking, registers control and testing. PCS is provided as either hard or soft macro based on customer’s request, the specification of PCS will also be provided separately PHY functionality is verified in NC-Verilog simulation software using test bench written in Verilog HDL.
Learn more about Single-Protocol PHY IP core
T2M-IP, the global leader in semiconductor IP cores and technology expertise, is proud to announce the immediate availability of its partner's VESA-compliant DisplayPort v1.4 Rx PHY and Controller IP Cores.
T2M announces the availability of its partner’s Bluetooth V6.0 RF Transceiver IP Core in 22nm ULL and 40nm ULP.
Incorporating BroadR-Reach™ technology for Automotive Excellence, this PHY delivers exceptional performance for automotive and industrial applications, providing a superior alternative to traditional BaseT1 solutions.
Designed to meet the evolving needs of next-generation automotive and industrial applications, the CAN XL Controller IP offers superior performance and flexibility while maintaining backward compatibility with previous CAN standards.
T2MIP, a leading provider of semiconductor IP cores, proudly announces the immediate availability of their partner's H.264 and H.265 HEVC Codec IP cores.
T2M-IP is excited to announce that its state-of-the-art USB 3.0 IP, developed in the 22nm ULP (Ultra Low Power) and ULL (Ultra Low Leakage) process technologies, has been successfully licensed to over 10 customers worldwide in the past two years.
