Vendor: Zixin Microelectronics Technology Co. Ltd. Category: Single-Protocol PHY

USB 2.0 PHY

Compliant with USB2.0 and USB1.1 specification

USB 2.0 SMIC 14nm SF+ View all specifications

Overview

Compliant with USB2.0 and USB1.1 specification

Key features

  • Compliant with USB2.0 and USB1.1 specification
  • Compliant with UTMI Specification Version 1.0
  • Supports HS(480Mbps)/FS(12Mbps) /LS(1.5Mbps) modes
  • USB Data Recovery and Clock Recovery on receiving
  • SYNC and EOP generation on transmit packets and detection on receive packets
  • 16-bit, 30MHz or 8-bit, 60MHz parallel interface for HS/FS
  • Serializing for transmitting data stream and De-serializing for receiving data stream
  • Integrated Bit Stuffing and NRZI encoding for Transmit
  • Integrated Bit Un-Stuffing and NRZI decoding for Receive
  • Supports termination calibration with external resister
  • Supports scan test of digital block
  • Built in self test for production testing
  • Supports USB suspend state and remote wakeup
  • Supports detection of USB reset, suspend and resume signaling
  • Supports high speed identification and detection as defined by USB 2.0 Specification
  • Support high speed host disconnection detection
  • Ultra low power, typically:
  • 25 mW during HS Mode
  • 9 mW during HS-idle
  • SMIC 14nm SF+/SF++ FinFET 1P8M/9M/10M/11M process

Silicon Options

Foundry Node Process Maturity
SMIC 14nm SF+

Specifications

Identity

Part Number
USB 2.0 PHY
Vendor
Zixin Microelectronics Technology Co. Ltd.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 2.0

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB 2.0 PHY?

USB 2.0 PHY is a Single-Protocol PHY IP core from Zixin Microelectronics Technology Co. Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP