Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Vendor:
Synopsys, Inc.
Category:
Single-Protocol PHY
USB 2.0 nanoPHY in GF (55nm)
The Synopsys USB 2.0 nanoPHY provides designers with a Physical Layer (PHY) IP solution, designed for low-power mobile and consum…
Overview
The Synopsys USB 2.0 nanoPHY provides designers with a complete Physical Layer (PHY) IP solution, designed for low-power mobile and consumer applications such as feature-rich smartphones, digital cameras, and portable audio/video players. The Synopsys USB 2.0 nanoPHY IP delivers a low-power, small-area solution for longer battery life and lower silicon cost. Designed for high yield, the Synopsys USB 2.0 nanoPHY implements architectural features that make it less sensitive to variations in foundry process, device models, package and board parasitics. The Synopsys USB 2.0 nanoPHY builds on years of success with Synopsys’ silicon-proven USB 2.0 PHY IP product line, which has been ported to more than 70 process node and configuration combinations. When combined with the Synopsys Controller IP and VC Verification IP, the Synopsys USB 2.0 nanoPHY delivers a complete solution for low-power, area-efficient system-on-chip (SoC) designs.
Key features
- Complete mixed-signal physical layer for single-chip USB 2.0 OTG and non-OTG applications
- Low power: <100mW (during HS packet transmission)
- Small area: ~ 0.6mm2
- High yield—Architecture designed to improve key operating margins by having less sensitivity to variations due to foundry process, chip and board parasitics, and process device model variations
- Low pin count
- USB 2.0 Transceiver Macrocell Interface (UTMI+ Level 3) specification 8-bit interface at 60 MHz operation and 16-bit interface at 30 MHz operation
- Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low-Speed (1.5 Mbps) operation is compliant to the USB OTG Supplement
- Supports all OTG features, including Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
- Designed for rapid integration with Synopsys’ USB device and host controllers
- On-chip PLL reduces clock noise and eliminates external clock generator requirement
- Built-in Vbus pulsing and discharge SRP circuitry
- Built-in Vbus threshold comparators
- Support for off-chip charge pump regulator to generate 5V Vbus signals
- Designed for minimal power dissipation for low-power and buspowered devices
- Suspend, resume, and remote wakeup mode support
- USB 2.0 test mode support
- Built-in self-test features to confirm Hi-Speed, Full-Speed,and Low-Speed operation
- Minimal external component cost; requires one external resistor and crystal (optional)
- Implements foundry Design for Manufacturing (DFM) Rules for 65nm and 40nm processes
- Based on Synopsys’ industry leading USB Implementers Forum certified Hi-Speed USB 2.0 PHY architecture
Benefits
- Designed for advanced manufacturing processes, the USB 2.0 nanoPHY is targeted to leading 65nm and 40nm low-power, low leakage, generic, and high-performance CMOS digital logic processes
- Integrates high-speed mixed-signal, custom CMOS circuitry designed to the UTMI+ Level 3 specification Supports the USB 2.0 480 Mbps protocol and data rate (Hi-Speed)
- Backward compatible to the USB 1.1 legacy protocol at 1.5 Mbps (Low-Speed) and 12 Mbps (Full-Speed) Can be connected with a Hi-Speed and OTG subsystem to perform as a standard Hi-Speed, Dual-Role Device (DRD), operating as either a fully USB 2.0 Hi-Speed compliant peripheral or an OTG host
- Backward compatible to the USB 1.1 legacy protocol at 1.5 Mbps (Low-Speed) and 12 Mbps (Full-Speed) Can be connected with a Hi-Speed and OTG subsystem to perform as a standard Hi-Speed, Dual-Role Device (DRD), operating as either a fully USB 2.0 Hi-Speed compliant peripheral or an OTG host
Applications
- Smartphones
- Tablets and ultrabooks
- Set-top boxes
- Smart TVs
- Media players
- Digital cameras and camcorders
- Wireless communication
- Gaming
- Storage
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 55nm | LPe | Available on request |
Specifications
Identity
Part Number
dwc_usb2_nanophy_gf
Vendor
Synopsys, Inc.
Type
Silicon IP
Standards & Interfaces
Supported Standards
USB 2.0
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Single-Protocol PHY IP core
Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
Discover Synopsys’ first complete UFS 5.0 and M‑PHY v6.0 IP solution for high-speed, efficient storage in mobile, automotive, and AI-enabled systems.
Industry 1st CXL 4.0 Verification IP: Transforming AI and HPC Systems
Synopsys continues to lead innovation with the industry’s first commercially available CXL 4.0 Verification IP (VIP). This comprehensive solution supports the full 128 GT/s data rate, IO throttling, and streamlined port negotiation, equipping designers to validate and optimize their products for the future.
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
With a promise to revolutionize our driving experience, automotive displays are evolving at an unprecedented pace. In modern vehicles, the digital dashboard with a variety of displays that provide access to all driver controls has replaced the physical mechanisms and panels.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Maximizing Performance & Reliability for Flash Applications with Synopsys xSPI Solution
Systems using SoCs designed in advanced processes generally rely on external Flash devices that use NOR/NAND Flash memory technology for non-volatile storage. NOR Flash memory offers many benefits for device manufacturers and consumers, such as faster reading, low power consumption, and smaller area. In contrast, NAND Flash memories are ideal for applications such as data storage, where higher memory capacity and faster write and erase operations are required.
Frequently asked questions about Single-Protocol PHY IP
What is USB 2.0 nanoPHY in GF (55nm)?
USB 2.0 nanoPHY in GF (55nm) is a Single-Protocol PHY IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.