Vendor: Faraday Technology Category: GPIO

UMC 55nm Logic and Mixed-Mode Ultra Low Power / HVT Low-K Process 5V Tolerant BOAC I/O cell library

UMC 55nm Logic and Mixed-Mode Ultra Low Power / HVT Low-K Process 5V Tolerant BOAC I/O cell library

UMC 55nm Silicon Proven View all specifications

Overview

UMC 55nm Logic and Mixed-Mode Ultra Low Power / HVT Low-K Process 5V Tolerant BOAC I/O cell library

Silicon Options

Foundry Node Process Maturity
UMC 55nm 55nm 550 nm Silicon Proven

Specifications

Identity

Part Number
FOF0U_PHS25_50VT_GENERIC_POC_IO
Vendor
Faraday Technology
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Faraday Technology
HQ: Taiwan

Learn more about GPIO IP core

Frequently asked questions about GPIO Pad Library IP cores

What is UMC 55nm Logic and Mixed-Mode Ultra Low Power / HVT Low-K Process 5V Tolerant BOAC I/O cell library?

UMC 55nm Logic and Mixed-Mode Ultra Low Power / HVT Low-K Process 5V Tolerant BOAC I/O cell library is a GPIO IP core from Faraday Technology listed on Semi IP Hub. It is listed with support for umc Silicon Proven.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP