Crypto mining SoC unearths a need for custom IP
Conflicting application requirements can turn system-on-chip (SoC) design into a hall of mirrors. In particular, choosing a process technology can become a maze of contradictions and puzzles.
Then there is higher speed, which generally requires more power. Next, the technology that delivers the necessary performance and power efficiency may be unacceptable due to cost or supply-chain constraints.
However, a design partner who can customize foundational IP—logic cell libraries or memories—and shepherd the custom cells through the design flow, manufacturing, and testing can often bring an SoC design safely through the maze.
One recent engagement with a crypto-mining client illustrates the importance of custom foundational IP in resolving these trade-offs. And it also shows how the impact of custom cells can ripple through the design flow, from tape-out and beyond, emphasizing the need for a design partner with expertise in both IP creation and SoC implementation.
To read the full article, click here
Related Semiconductor IP
- ADC controller for Faraday internal use.
- Faraday 1.8V crystal oscillator I/O Cell Library ; UMC 14nm LOGIC_MIXED-FF+ Process
- 16Gbps multi-protocol programmable SerDes PHY in UMC 28HPC+
- Timer with APB interface
- Real time clock with APB interface
Related Blogs
- How fast a GPU do you need for your user interface?
- Efficient IP Packaging for Today’s SoC Integration
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- A New Era for Edge AI: Codasip’s Custom Vector Processor Drives the SYCLOPS Mission
Latest Blogs
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution
- Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
- Advancing Europe’s Automotive Innovation Ecosystem: Arteris Continues Its Work in the RIGOLETTO Project
- Researchers Explore Next-Generation AI Architectures Using Weebit ReRAM