Vendor: StarFive Category: CPU

Ultra-low power consumption out-of-order commercial-grade 64-bit RISC-V CPU IP

Dubhe-70 is a 9+ stage, 3-issue, out-of-order CPU IP that supports the rich RISC-V instruction set, RV64GCBH_Zicond_Zicbom_Zicboz…

Contact Provider Request Datasheet
RISC-V View all specifications

Overview

Dubhe-70 is a 9+ stage, 3-issue, out-of-order CPU IP that supports the rich RISC-V instruction set, RV64GCBH_Zicond_Zicbom_Zicboz_Zicbop.With a score of 7.2 SPECInt2006/GHz, Dubhe-70 targets applications that require highly energy-efficient computation, including mobile, desktop, AI, and automotive.Dubhe-70 has been pre-integrated and verified, making it easy to use for SoC development work.With options of single-core, dual-core, or quad-core in a single cluster with memory coherency, Dubhe-70 is highly scalable.

Key features

  • SPECint2006:7.2/GHz
  • Dhystone：6.0/MHz（Legal）
  • RV64GCBH
  • 9+ stage, 3-issue pipeline
  • Superscalar, Deep Out-of-Order Execution
  • Multi-Core Cache Coherence Support
  • Ultra-low power consumption

Block Diagram

Dubhe-70 block diagram

Applications

Mobile Applications

  • Smartphones
  • Tablets
  • Smart wearables
  • Gaming devices

Industrial Control

  • HMI
  • Industrial display
  • Industrial inspection
  • Smart gateways

AI

  • Robotics
  • Computer Vision
  • Smart home

Specifications

Identity

Part Number
Dubhe-70
Vendor
StarFive
Type
Silicon IP

Compute

CPU Architecture
RISC-V

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

StarFive
HQ: China
Contact StarFive

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is Ultra-low power consumption out-of-order commercial-grade 64-bit RISC-V CPU IP?

Ultra-low power consumption out-of-order commercial-grade 64-bit RISC-V CPU IP is a CPU IP core from StarFive listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP